


### ST72251

# 8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI, I<sup>2</sup>C AND 2 TIMERS

DATASHEET

- User Program Memory (ROM/OTP/EPROM): 4 to 8K bytes
- Data RAM: 256 bytes, including 64 bytes of stack
- Master Reset and Power-On Reset
- Run, Wait, Slow and Halt modes
- 22 multifunctional bidirectional I/O lines:
  - 22 programmable interrupt inputs
  - 8 high sink outputs
  - 6 Analog alternate inputs
  - 16 Alternate Functions
  - EMI filtering
- Programmable watchdog (WDG)
- Two 16-bit Timers, each featuring:
  - 2 Input Captures
  - 2 Output Compares
  - External Clock input (on Timer A only)
  - PWM and Pulse Generator modes
- Synchronous Serial Peripheral Interface (SPI)
- Full I<sup>2</sup>C multiple Master/Slave interface
- 8-bit Analog-to-Digital converter (6 channels)
- 8-bit Data Manipulation
- 63 Basic Instructions
- 17 main Addressing Modes
- 8 x 8 Unsigned Multiply Instruction
- True Bit Manipulation
- Complete Development Support on PC/DOS-WINDOWS<sup>TM</sup> Real-Time Emulator
- Full Software Package on DOS/WINDOWS<sup>TM</sup> (C-Compiler, Cross-Assembler, Debugger)



#### **Device Summary**

Features	ST72251G1	ST72251G2	
Program Memory - bytes	4K	8K	
RAM (stack) - bytes	256	(64)	
Peripherals	Watchdog, Timers, SPI, I <sup>2</sup> C, ADC		
Operating Supply	3 to 5.5 V		
CPU Frequency	8MHz max (16MHz oscillator) 4MHz max over 85°C		
Temperature Range	- 40°C to + 125°C		
Package	SO28 -	SDIP32	

Rev. 1.9

June 2001 1/100

### —— Table of Contents —

<b>ST72</b>	2251	1
1 GEN	ERAL DESCRIPTION	. 5
1.1	INTRODUCTION	. 5
1.2	PIN DESCRIPTION	. 6
1.3	EXTERNAL CONNECTIONS	. 8
1.4	MEMORY MAP	. 9
2 CEN	TRAL PROCESSING UNIT	12
2.1	INTRODUCTION	12
2.2	MAIN FEATURES	12
2.3	CPU REGISTERS	12
3 CLO	CKS, RESET, INTERRUPTS & POWER SAVING MODES	15
3.1	CLOCK SYSTEM	15
	3.1.1 General Description	15
3.2	RESET	16
	3.2.1 Introduction	
	3.2.2 External Reset	
	3.2.3 Reset Operation	
4 INTE	3.2.4 Power-on Reset	
	NON MASKABLE SOFTWARE INTERRUPT	
	EXTERNAL INTERRUPTS	
	PERIPHERAL INTERRUPTS	
	POWER SAVING MODES	
7.7	4.4.1 Introduction	
	4.4.2 Slow Mode	
	4.4.3 Wait Mode	
	4.4.4 Halt Mode	
	MISCELLANEOUS REGISTER	
	CHIP PERIPHERALS	
5.1	I/O PORTS	23
	5.1.1 Introduction	
	5.1.2 Functional Description	
	5.1.3 I/O Port Implementation	
5.2	WATCHDOG TIMER (WDG)	
0.2	5.2.1 Introduction	
	5.2.2 Main Features	
	5.2.3 Functional Description	
	5.2.4 Low Power Modes	
	5.2.5 Interrupts	
<b>.</b> .	5.2.6 Register Description	
5.3	16-BIT TIMER	
	5.3.1 Introduction	31

# Table of Contents

	5.3.3 Functional Description	
	5.3.4 Low Power Modes	
	5.3.5 Interrupts	
	5.3.6 Summary of Timer modes	
	5.3.7 Register Description	
5.4	I2C BUS INTERFACE (I2C)	
	5.4.1 Introduction	
	5.4.2 Main Features	
	5.4.3 General Description	
	5.4.4 Functional Description	
	5.4.5 Low Power Modes	
	5.4.6 Interrupts	
	5.4.7 Register Description	
	5.4.8 Application Considerations	
5.5	SERIAL PERIPHERAL INTERFACE (SPI)	
	5.5.1 Introduction	
	5.5.2 Main Features	
	5.5.3 General description	
	5.5.4 Functional Description	
	5.5.5 Low Power Modes	
	5.5.6 Interrupts	
	5.5.7 Register Description	
5.6	8-BIT A/D CONVERTER (ADC)	
	5.6.1 Introduction	77
	5.6.2 Main Features	77
	5.6.3 Functional Description	
	5.6.4 Low Power Modes	78
	5.6.5 Interrupts	
	5.6.6 Register Description	
	RUCTION SET	
6.1	ST7 ADDRESSING MODES	80
	6.1.1 Inherent	81
	6.1.2 Immediate	81
	6.1.3 Direct	81
	6.1.4 Indexed (No Offset, Short, Long)	81
	6.1.5 Indirect (Short, Long)	81
	6.1.6 Indirect Indexed (Short, Long)	
	6.1.7 Relative Mode (Direct, Indirect)	
6.2	INSTRUCTION GROUPS	83
7 ELEC	CTRICAL CHARACTERISTICS	86
7.1	ABSOLUTE MAXIMUM RATINGS	86
	RECOMMENDED OPERATING CONDITIONS	
		_
	DC ELECTRICAL CHARACTERISTICS	
	RESET CHARACTERISTICS	
7.5	OSCILLATOR CHARACTERISTICS	89
7.6	A/D CONVERTER CHARACTERISTICS	90
7.7	SPI CHARACTERISTICS	92

# ——— Table of Contents —

7.	I2C CHARACTERISTICS	. 95
8 GE	ERAL INFORMATION	. 96
8.	EPROM ERASURE	. 96
8.	PACKAGE MECHANICAL DATA	. 96
8.	ORDERING INFORMATION	. 98
	8.3.1 Transfer Of Customer Code	. 98
9 SU	MARY OF CHANGES	100

57


#### 1 GENERAL DESCRIPTION

#### 1.1 INTRODUCTION

The ST72251 HCMOS Microcontroller Unit is a member of the ST7 family of Microcontrollers. The device is based on an industry-standard 8-bit core and features an enhanced instruction set. The device normally operates at a 16MHz oscillator frequency. Under software control, the ST72251 may be placed in either WAIT, SLOW or HALT modes, thus reducing power consumption. The enhanced instruction set and addressing modes afford real programming potential. In addition to standard 8-bit data management, the ST72251 features true bit manipulation, 8x8 unsigned multiplication and

indirect addressing modes on the whole memory. The device includes an on-chip oscillator, CPU, program memory (ROM/OTP/EPROM versions), RAM, 22 I/O lines and the following on-chip peripherals: Analog-to-Digital converter (ADC) with 6 multiplexed analog inputs, industry standard synchronous SPI serial interface, I<sup>2</sup>C multiple Master/ Slave interface, digital Watchdog, two independent 16-bit Timers, one featuring an External Clock Input, and both featuring Pulse Generator capabilities, 2 Input Captures and 2 Output Compares.

Figure 1. ST72251 Block Diagram



#### 1.2 PIN DESCRIPTION

Figure 2. ST72251 Pinout (SDIP32)





Figure 3. ST72251 Pinout (SO28)



6/100

Table 1. ST72251 Pin Configuration

Pin n° SDIP32		Pin Name	Туре	Description	Remarks
1	1	RESET	I/O	Bidirectional. Active low. Top priority non maskable	interrupt.
2	2	OSCIN	-	Input/Output Oscillator pin. These pins connect a pa	arallel-resonant crystal,
3	3	OSCOUT	0	or an external source to the on-chip oscillator.	-
4	4	PB7/SS	I/O	Port B7 or SPI Slave Select (active low)	External Interrupt: EI1
5	5	PB6/SCK	I/O	Port B6 or SPI Serial Clock	External Interrupt: EI1
6	6	PB5/MISO	I/O	Port B5 or SPI Master In/ Slave Out Data	External Interrupt: EI1
7	7	PB4/MOSI	I/O	Port B4 or SPI Master Out / Slave In Data	External Interrupt: EI1
8		NC		Not Connected	
9		NC		Not Connected	
10	8	PB3/OCMP2_A	I/O	Port B3 or TimerA Output Compare 2	External Interrupt: EI1
11	9	PB2/ICAP2_A	I/O	Port B2 or TimerA Input Capture 2	External Interrupt: EI1
12	10	PB1/OCMP1_A	I/O	Port B1 or TimerA Output Compare 1	External Interrupt: EI1
13	11	PB0/ICAP1_A	I/O	Port B0 or TimerA Input Capture 1	External Interrupt: EI1
14	12	PC5/EXTCLK_A/AIN5	I/O	Port C5 or TimerA Input Clock or ADC Analog Input 5	External Interrupt: EI1
15	13	PC4/OCMP2_B/AIN4	I/O	Port C4 or TimerB Output Compare 2 or ADC Analog Input 4	External Interrupt: EI1
16	14	PC3/ICAP2_B/AIN3	I/O	Port C3 or TimerB Input Capture 2 or ADC Analog Input 3	External Interrupt: EI1
17	15	PC2/CLKOUT/AIN2	I/O	Port C2 or Internal Clock Frequency output or ADC Analog Input 2. Clockout is driven by the MCO bit of the miscellaneous register.	External Interrupt: EI1
18	16	PC1/OCMP1_B/AIN1	I/O	Port C1 or TimerB Output Compare 1 or ADC Analog Input 1	External Interrupt: EI1
19	17	PC0/ICAP1_B/AIN0	I/O	Port C0 or TimerB Input Capture 1 or ADC Analog Input 0	External Interrupt: EI1
20	18	PA7	I/O	Port A7, High Sink	External Interrupt: EI0
21	19	PA6/SDA	I/O	Port A6 or I <sup>2</sup> C Data, High Sink	External Interrupt: EI0
22	20	PA5	I/O	Port A5, High Sink	External Interrupt: EI0
23	21	PA4/SCL	I/O	Port A4 or I <sup>2</sup> C Clock, High Sink	External Interrupt: EI0
24		NC		Not Connected	
25		NC		Not Connected	
26	22	PA3	I/O	Port A3, High Sink	External Interrupt: EI0
27	23	PA2	I/O	Port A2, High Sink	External Interrupt: EI0
28	24	PA1	I/O	Port A1, High Sink	External Interrupt: EI0
29	25	PA0	I/O	Port A0, High Sink	External Interrupt: EI0
30	26	TEST/V <sub>PP</sub>	I/S	Test mode pin (should be tied low in user mode). In ming mode, this pin acts as the programming volta	, ,
31	27	V <sub>SS</sub>	S	Ground	
32	28	V <sub>DD</sub>	S	Main power supply	



#### 1.3 EXTERNAL CONNECTIONS

The following figure shows the recommended external connections for the device.


The V<sub>PP</sub> pin is only used for programming OTP and EPROM devices and must be tied to ground in user mode.

The 10 nF and 0.1  $\mu\text{F}$  decoupling capacitors on the power supply lines are a suggested EMC performance/cost tradeoff.

The external reset network is intended to protect the device against parasitic resets, especially in noisy environments.


Unused I/Os should be tied high to avoid any unnecessary power consumption on floating lines. An alternative solution is to program the unused ports as inputs with pull-up.

Figure 4. Recommended External Connections



#### 1.4 MEMORY MAP

#### Figure 5. Memory Map



**Table 2. Interrupt Vector Map** 

Vector Address	Description	Remarks
FFE0-FFE1h	Not Used	
FFE2-FFE3h	Not Used	
FFE4-FFE5h	I <sup>2</sup> C Interrupt Vector	Internal Interrupt
FFE6-FFE7h	Not Used	
FFE8-FFE9h	Not Used	
FFEA-FFEBh	Not Used	
FFEC-FFEDh	Not Used	
FFEE-FFEFh	TIMER B Interrupt Vector	Internal Interrupt
FFF0-FFF1h	Not Used	
FFF2-FFF3h	TIMER A Interrupt Vector	Internal Interrupt
FFF4-FFF5h	SPI Interrupt Vector	Internal Interrupt
FFF6-FFF7h	Not Used	
FFF8-FFF9h	External Interrupt Vector EI1	External Interrupt
FFFA-FFFBh	External Interrupt Vector EI0	External Interrupt
FFFC-FFFDh	TRAP (software) Interrupt Vector	CPU Interrupt
FFFE-FFFFh	RESET Vector	



Table 3. Hardware Register Memory Map

0006h         PBOR         Option Register         00h         R/W           0007h         Reserved Area (1 Byte)         00008h         0008h         PADR         Data Register         00h         R/W           0009h         Port A         PADDR         Data Direction Register         00h         R/W           0000Ah         PAOR         Option Register         00h         R/W           000Bh to         Reserved Area (21 Bytes)           0020h         MISCR         Miscellaneous Register         00h         00h           0021h         SPIDR         Data I/O Register         xxh         R/W           0022h         SPI         SPICR         Control Register         0xh         R/W           0022h         SPISR         Status Register         00h         Read Only           0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h to         Reserved Area (3 Bytes)           0027h         Reserved Area (3 Bytes)           0028h         I2CSR1         Status Register 1         00h         Read Only           0028h         I2CSR2         Status Register 2         00h         Read Only	Address	Block Name	Register Label	Register name	Reset Status	Remarks				
December	0000h		PCDR	Data Register	00h	R/W				
	0001h	Port C	PCDDR	Data Direction Register	00h	R/W				
Dota	0002h		PCOR	Option Register	00h	R/W				
0005h         Port B         PBDDR         Data Direction Register         00h         R/W           0006h         PBDR         Data Direction Register         00h         R/W           0008h         PORT A         PADR         Data Register         00h         R/W           0009h         PORT A         PADDR         Data Direction Register         00h         R/W           0008h         PORT A         PADDR         Data Direction Register         00h         R/W           0009h         DORTH         PADOR         Option Register         00h         DON         R/W           0001Fh         Reserved Area (21 Bytes)         DOD         Reserved Area (21 Bytes)         DOD         DOD         Reserved Area (3 Bytes) </td <td>)003h</td> <td></td> <td colspan="8">Reserved Area (1 Byte)</td>	)003h		Reserved Area (1 Byte)							
December	0004h		PBDR	Data Register	00h	R/W				
DOO7h	0005h	Port B	PBDDR	Data Direction Register	00h	R/W				
0008h         Port A         PADR PADR PADR PADR Data Data Detection Register         00h R/W 000 Noh R/W           0009h         Port A         PADR PADR PADR Data Direction Register         00h R/W           0008h         Double PAOR Option Register         00h R/W           0001Fh         Reserved Area (21 Bytes)           0020h         MISCR         Miscellaneous Register         00h           0021h         SPIDR         Data I/O Register         Oxh         R/W           0022h         SPIDR         Data I/O Register         Oxh         R/W           0022h         SPIS SPISR         Status Register         Oxh         R/W           0022h         WDG WDGCR         Watchdog Control register         Oxh         R/W           0022h         WDG28h         I2CCR         Control Register         Oxh         R/W           0022h         I2CSR1         Status Register 1         Oxh         R/W           0022h         I2COR         I2COR         Coxpan="2">Coxpan="2">Coxpan="2">Coxpan="2">Coxpan="	0006h		PBOR	Option Register	00h	R/W				
0009h 000Ah         Port A PAOR         PADDR Option Register         Data Direction Register         00h R/W         R/W           000Bh to 001Fh         Reserved Area (21 Bytes)           0020h         MISCR         Miscellaneous Register         00h         Reserved Area (21 Bytes)           0021h         SPIDR         Data I/O Register         Xxh         R/W           0022h         SPISR         Status Register         00h         Read Only           0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h         WDGSBh to         IZCCR         Control Register         00h         Read Only           0028h         IZCCR         Control Register 1         00h         Read Only           0028h         IZCCR         Control Register 2         00h         Read Only           002Ch         IZCCAR         Own Address Register 1         00h         R/W           002Eh         IZCDR         Data Register	0007h		•	Reserved Area (1 Byte)						
000Ah         PAOR         Option Register         00h         R/W           000Bh to 001Fh         Reserved Area (21 Bytes)         Reserved Area (21 Bytes)         0001Fh         001Fh	0008h		PADR	Data Register	00h	R/W				
	0009h	Port A	PADDR	Data Direction Register	00h	R/W				
None	000Ah		PAOR	Option Register	00h	R/W				
00020h         MISCR         Miscellaneous Register         00h           0021h         SPIDR         Data I/O Register         xxh         R/W           0022h         SPI         SPICR         Control Register         0xh         R/W           0023h         SPISR         Status Register         00h         Read Only           0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h to         Reserved Area (3 Bytes)         00027h         00028h         I2CCR         Control Register         00h         R/W           0029h         I2CSR1         Status Register 1         00h         Read Only           0028h         I2CSR2         Status Register 2         00h         Read Only           0028h         I2CCR         Clock Control Register         00h         R/W           0028h         I2CCR         Clock Control Register         00h         R/W           002Ch         I2COAR2         Own Address Register 1         00h         R/W           002Eh         I2CDR         Data Register         00h         R/W           002Fh         I2CDR         Data Register         00h         R/W           0031h         TA	000Bh to		•							
0020h         MISCR         Miscellaneous Register         00h           0021h         SPIDR         Data I/O Register         xxh         R/W           0022h         SPI SPICR         Control Register         0xh         R/W           0023h         SPISR         Status Register         00h         Read Only           0024h         WDG         WDGCR         Watchdog Control register         00h         Read Only           0025h to         Reserved Area (3 Bytes)         00c2h         00c2h         00h         Read Only           0028h         I2CCR         Control Register         00h         Read Only           0028h         I2CSR2         Status Register 1         00h         Read Only           0028h         I2CSR2         Status Register 2         00h         Read Only           002Bh         I2COAR1         Own Address Register 1         00h         R/W           002Ch         I2COAR2         Own Address Register 2         40h         R/W           002Fh         I2CDR         Data Register         00h         R/W           0030h         TACR1         Control Register 2         00h         R/W           0031h         TACR2         Control Register 3         0	001Fh			Reserved Area (21 Bytes)						
0021h         SPIDR         Data I/O Register         xxh         R/W           0022h         SPI         SPICR         Control Register         0xh         R/W           0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h to         0027h         Reserved Area (3 Bytes)           0028h         12CCR         Control Register         00h         R/W           0028h         12CCR         Control Register         00h         Read Only           0028h         12CSR1         Status Register 1         00h         Read Only           0028h         12CCSR         Status Register 2         00h         Read Only           0028h         12CCGR         Clock Control Register         00h         R/W           0022h         12COAR1         Own Address Register 1         00h         R/W           002Eh         12COAR2         Own Address Register 2         40h         R/W           002Fh         002Fh         Data Register         00h         R/W           0030h         TACR1         Control Register         00h         R/W           0031h         TACR2         Control Register		+	MISCR	Miscellaneous Register	00h					
0022h         SPI         SPICR         Control Register         0xh         R/W           0023h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h to         Reserved Area (3 Bytes)           0027h         Reserved Area (3 Bytes)           0028h         I2CCR         Control Register         00h         R/W           0029h         I2CSR1         Status Register 1         00h         Read Only           002Ah         I2CSR2         Status Register 2         00h         Read Only           002Bh         I2COAR1         Own Address Register 1         00h         R/W           002Ch         I2COAR1         Own Address Register 2         40h         R/W           002Eh         I2CDR         Data Register         00h         R/W           002Fh         Reserved Area (2 Bytes)           0031h         TACR1         Control Register         00h         R/W           0032h         TACR1         Control Register         00h         R/W           0032h         TACR1         Cont		-				P/\/				
SPISR   Status Register   00h   Read Only		SPI		_	1					
0024h         WDG         WDGCR         Watchdog Control register         7Fh         R/W           0025h to 0027h         Reserved Area (3 Bytes)         Reserved Area (3 Bytes)         Reserved Area (3 Bytes)           0028h 0029h 0029h 0029h 12CSR1 Status Register 1 Status Register 1 00h Read Only 12CSR2 Status Register 2 00h Read Only 12CSR2 Status Register 2 00h Read Only 12COAR1 Own Address Register 1 00h R/W         Nead Only Read Only Read Only R/W           002Ch 002Ch 12COAR1 12COAR2 Own Address Register 1 00h R/W         Own Address Register 2 40h R/W           002Eh 12CDR Data Register 1 000h R/W         Reserved Area (2 Bytes)           0031h 0031h 1 0033h TASR Status Register 1 TACR1 Control Register 1 00h Read Only Register 1 TASR Status Register 1 00h Read Only TAIC1HR Input Capture1 High Register 1 Nath Read Only TAIC1HR Output Compare1 High Register 1 Nath Read Only TAIC1HR Output Compare1 High Register 1 Nath Read Only TAIC1HR Output Compare1 High Register 1 Nath Read Only TAIC1HR Counter High Register 1 Nath Read Only TAIC1R Counter High Register 1 Nath Read Only TAIC2HR Alternate Counter High Register FFh Read Only TAIC2HR Alternate Counter High Register 1 Nath Read Only TAIC2HR Alternate Counter High Register 1 Nath Read Only TAIC2HR Input Capture2 High Register 1 Nath Read Only TAIC2HR Input Capture2 Low Register 1 Nath Read Only TAIC2HR Input Capture2 High Register 1 Nath Read Only TAIC2HR Input Capture2 High Register 1 Nath Read Only TAIC2HR Input Capture2 Low Register 1 Nath Read Only TAIC2HR Nath Read Only TAIC2HR Nath Read Only TAIC2HR Nath Read Only TAIC2HR Nath Register 1 Nath Read Only TAIC2HR Nath Register 1 Nath Read Only TAIC2HR Nath Register 1 Nath Read Only TAIC2HR Nath Read Only TAIC2HR Nath Register 1 Nath Register 1 Nath Regi				_	1					
		WDG								
		IWDG	WDGCK	Watchdog Control register	7111	17/ / /				
0029h         12CSR1         Status Register 1         00h         Read Only           002Ah         12CSR2         Status Register 2         00h         Read Only           002Bh         12C         12CCCR         Clock Control Register         00h         R/W           002Ch         12COAR1         Own Address Register 1         00h         R/W           002Dh         12COAR2         Own Address Register 2         40h         R/W           002Eh         12CDR         Data Register         00h         R/W           002Fh         12CDR         Data Register         00h         R/W           0030h         Reserved Area (2 Bytes)         00h         R/W           0031h         TACR1         Control Register 2         00h         R/W           0032h         TACR1         Control Register 2         00h         R/W           0033h         TASR         Status Register 2         00h         R/W           0034h-0035h         TAIC1HR         Input Capture 1 High Register         xxh         Read Only           0034h-0037h         TAOC1HR         Output Compare1 High Register         xxh         Read Only           0038h-0039h         Timer A         TACHR         Counter High Regi	0025h to 0027h			Reserved Area (3 Bytes)						
002Ah         I2CSR2         Status Register 2         00h         Read Only           002Bh         I2C         I2CCCR         Clock Control Register         00h         R/W           002Ch         I2COAR1         Own Address Register 1         00h         R/W           002Dh         I2COAR2         Own Address Register 2         40h         R/W           002Eh         I2CDR         Data Register         00h         R/W           002Fh         0030h         Reserved Area (2 Bytes)         00h         R/W           0030h         TACR2         Control Register 2         00h         R/W           0032h         TACR1         Control Register 2         00h         R/W           0033h         TASR         Status Register 1         00h         Read Only           0034h-0035h         TAIC1HR         Input Capture1 High Register 1         xxh         Read Only           0036h-0037h         TAOC1HR         Output Compare1 Low Register 2         xxh         Read Only           0038h-0039h         TACHR         Output Compare1 Low Register 5         60h         R/W           0038h-0039h         Timer A 7ACHR         Counter High Register 5         FCh         Read Only           003Ah-003Bh	0028h		I2CCR	Control Register	00h	R/W				
002Ah         12C I2CSR2         Status Register 2         00h Read Only           002Bh         12C I2CCCR         Clock Control Register         00h R/W           002Ch         I2COAR1         Own Address Register 1         00h R/W           002Dh         I2COAR2         Own Address Register 2         40h R/W           002Eh         I2CDR         Data Register         00h R/W           002Fh         0030h         Reserved Area (2 Bytes)           0030h         TACR1         Control Register2         00h R/W           0032h         TACR1         Control Register1         00h R/W           0033h         TASR         Status Register         00h Read Only           0034h-0035h         TAIC1HR         Input Capture1 High Register         xxh Read Only           0036h-0037h         TAOC1HR         Output Compare1 High Register         80h R/W           0038h-0039h         Timer A         TACHR         Counter High Register         FFh Read Only           0038h-0039h         Timer A         Counter High Register         FCh Read Only           003Ah-003Bh         TACHR         Counter Low Register         FCh Read Only           003Ah-003Bh         TACRI         Alternate Counter High Register         FCh Read Only	0029h		I2CSR1	Status Register 1	00h	Read Only				
002Bh 002Ch 002Ch 002Ch 002Dh 002Dh 002Dh 002Eh         I²C I2COAR1 I2COAR2 I2COAR2 I2CDR         Clock Control Register Own Address Register 1 Own Address Register 2 Own Address Register 3 Own Address Register 4 Own Address Register 5 Own Address Register 5 Own Address Register 5 Own Address A	002Ah		I2CSR2	Status Register 2	00h	-				
002Dh 002Eh         I2COAR2 I2CDR         Own Address Register 2 Data Register         40h 00h         R/W R/W           002Fh 0030h         Reserved Area (2 Bytes)           Obh           R/W           Obh         R/W           TACR1         Control Register2         O0h         R/W           Obh         R/W           TASR         Status Register         O0h         Read Only           TAIC1HR         Input Capture1 High Register         xxh         Read Only           TAIC1LR         Input Compare1 Low Register         80h         R/W           TAOC1HR         Output Compare1 Low Register         FFh         Read Only           0038h-0039h         Timer A         TACHR         Counter High Register         FFh         Read Only           003Ah-003Bh         TAACHR         Alternate Counter High Register         FCh         Read Only           <	002Bh	I <sup>2</sup> C	I2CCCR	Clock Control Register	00h					
002Eh         I2CDR         Data Register         00h         R/W           002Fh 0030h         Reserved Area (2 Bytes)           002Fh 0030h         Reserved Area (2 Bytes)           0030h         Reserved Area (2 Bytes)           0030h         TACR2         Control Register2         00h         R/W           0032h         TACR1         Control Register1         00h         R/W           0034h-0035h         TAIC1HR         Input Capture1 High Register         xxh         Read Only           0036h-0037h         TAOC1HR         Output Compare1 Low Register         South         Read Only           0038h-0039h         Timer A         TACHR         Counter High Register         FFh         Read Only           003Ah-003Bh         TACHR         Alternate Counter High Register         FFh         Read Only           003Ch-003Dh         TAC2HR         Input Capture2 High Register         Xxh         Read Only <td rowspan<="" td=""><td>002Ch</td><td></td><td>I2COAR1</td><td>Own Address Register 1</td><td>00h</td><td>R/W</td></td>	<td>002Ch</td> <td></td> <td>I2COAR1</td> <td>Own Address Register 1</td> <td>00h</td> <td>R/W</td>	002Ch		I2COAR1	Own Address Register 1	00h	R/W			
Reserved Area (2 Bytes)    TACR2	002Dh		I2COAR2	Own Address Register 2	40h	R/W				
0030h    TACR2	002Eh		I2CDR	Data Register	00h	R/W				
TACR1 Control Register1 00h R/W TASR Status Register 00h Read Only TAIC1HR Input Capture1 High Register xxh Read Only TAOC1HR Output Compare1 High Register 00h R/W TACLR Counter High Register 00h R/W TACLR Counter High Register 00h R/W TACLR Counter Low Register FFh Read Only TACLR Counter Low Register FFh Read Only TACLR Counter High Register FFh Read Only TACLR Alternate Counter High Register FFh Read Only TACLR Alternate Counter Low Register FFh Read Only TACLR Alternate Counter Low Register FCh Read Only TACLR Input Capture2 High Register xxh Read Only TAIC2LR Input Capture2 Low Register xxh Read Only TAOC2LR Output Compare2 High Register xxh Read Only TAOC2LR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 80h R/W TAOC2LR Output Compare2 Low Register 80h R/W	002Fh 0030h		•	Reserved Area (2 Bytes)						
TACR1 Control Register1 00h R/W TASR Status Register 00h Read Only TAIC1HR Input Capture1 High Register xxh Read Only TAOC1HR Output Compare1 High Register 00h R/W TACLR Counter High Register 00h R/W TACLR Counter High Register 00h R/W TACLR Counter Low Register FFh Read Only TACLR Counter Low Register FFh Read Only TACLR Counter High Register FFh Read Only TACLR Alternate Counter High Register FFh Read Only TACLR Alternate Counter Low Register FFh Read Only TACLR Alternate Counter Low Register FCh Read Only TACLR Input Capture2 High Register xxh Read Only TAIC2LR Input Capture2 Low Register xxh Read Only TAOC2LR Output Compare2 High Register xxh Read Only TAOC2LR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 80h R/W TAOC2LR Output Compare2 Low Register 80h R/W	0031h	+	TACR2	Control Register2	00h	R/W				
TASR  O034h-0035h  TASR  TAIC1HR  TAIC1LR  Input Capture1 High Register  TAOC1HR  TAOC1LR  Output Compare1 Low Register  TACLR  Counter High Register  TACLR  TACLR  Counter Low Register  TACLR  TACHR  TACH					1					
TAIC1HR Input Capture1 High Register xxh Read Only TAIC1LR Output Compare1 High Register Such a Counter High Register TAOC1HR TACHR				_ ~	1					
TAIC1LR Input Capture1 Low Register xxh Read Only TAOC1HR TAOC1LR Output Compare1 High Register O0h R/W  TAOC1LR Output Compare1 Low Register O0h R/W  TACHR Counter High Register FFh Read Only TACHR Counter Low Register FCh Read Only TAACHR Alternate Counter High Register FFh Read Only TAACHR Alternate Counter Low Register FCh Read Only TAACLR Input Capture2 High Register xxh Read Only TAIC2HR Input Capture2 High Register xxh Read Only TAOC2HR Output Compare2 High Register Shop Red Only TAOC2HR Output Compare2 High Register NAM Read Only TAOC2HR Output Compare2 High Register Shop Register NAM Read Only TAOC2HR Output Compare2 High Register Shop Register NAM Read Only TAOC2HR Output Compare2 High Register Shop Register NAM Read Only TAOC2HR Output Compare2 Low Register Shop R/W	0034h-0035h			_	l xxh	•				
TAOC1HR Output Compare1 High Register 00h R/W TAOC1LR Output Compare1 Low Register 00h R/W TAOC1LR Counter High Register FFh Read Only TACHR Counter Low Register FCh Read Only TACHR Alternate Counter High Register FFh Read Only TAACHR Alternate Counter Low Register FCh Read Only TAACLR Input Capture2 High Register xxh Read Only TAIC2HR Input Capture2 Low Register xxh Read Only TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 High Register 00h R/W				1		•				
TAOC1LR Output Compare1 Low Register 00h R/W  Timer A TACHR Counter High Register FFh Read Only  TACLR Counter Low Register FCh Read Only  TACHR Alternate Counter High Register FFh Read Only  TACHR Alternate Counter High Register FCh Read Only  TAACHR Alternate Counter Low Register FCh Read Only  TACHR Input Capture2 High Register xxh Read Only  TAIC2HR Input Capture2 Low Register xxh Read Only  TAOC2HR Output Compare2 High Register 80h R/W  TAOC2LR Output Compare2 Low Register 00h R/W	0036h-0037h				1	-				
0038h-0039hTimer ATACHR TACLRCounter High Register Counter Low RegisterFFh FCh Read Only Read Only Read Only Read Only Read Only Alternate Counter Low Register Alternate Counter Low Register Input Capture2 High Register Input Capture2 Low Register Input Capture2 Low Register Xxh Input Capture2 Low Register Xxh Read Only Read Only Read Only Read Only Read Only Output Compare2 High Register TAOC2LRXxh Read Only Output Compare2 High Register Output Compare2 Low Register Output Compare2 Low Register					1					
TACLR Counter Low Register FCh Read Only TAACHR Alternate Counter High Register FFh Read Only TAACLR Alternate Counter Low Register FCh Read Only TAACLR Input Capture2 High Register Xxh Read Only TAIC2HR Input Capture2 Low Register Xxh Read Only TAIC2LR Input Capture2 Low Register Xxh Read Only TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 00h R/W	0038h-0039h	Timer A		_ · · · · · · · · · · · · · · · · · · ·	1					
TAACHR TAACLRAlternate Counter High Register Alternate Counter Low RegisterFFh FChRead Only Read Only003Ch-003DhTAIC2HR TAIC2LRInput Capture2 High Register Input Capture2 Low Registerxxh xxhRead Only Read Only003Eh-003FhTAOC2HR TAOC2LROutput Compare2 High Register Output Compare2 Low Register80h Output Compare2 Low Register						-				
TAACLR Alternate Counter Low Register FCh Read Only TAIC2HR Input Capture2 High Register xxh Read Only TAIC2LR Input Capture2 Low Register xxh Read Only TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 00h R/W	003Ah-003Bh			_	1	-				
003Ch-003Dh TAIC2HR Input Capture2 High Register xxh Read Only Input Capture2 Low Register xxh Read Only Register 003Eh-003Fh TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 00h R/W				1	-					
TAIC2LR Input Capture2 Low Register xxh Read Only TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 00h R/W	003Ch-003Dh			_	1	•				
003Eh-003Fh TAOC2HR Output Compare2 High Register 80h R/W TAOC2LR Output Compare2 Low Register 00h R/W	. ,					-				
TAOC2LR Output Compare2 Low Register 00h R/W	003Eh-003Fh				1	-				
					1					
		+	1		1 23					

10/100

Address	Block Name	Register Label	Register name	Reset Status	Remarks	
0041h		TBCR2	Control Register2	00h	R/W	
0042h		TBCR1	Control Register1	00h	R/W	
0043h		TBSR	Status Register	00h	Read Only	
0044h-0045h		TBIC1HR	Input Capture1 High Register	xxh	Read Only	
		TBIC1LR	Input Capture1 Low Register	xxh	Read Only	
0046h-0047h		TBOC1HR	Output Compare1 High Register	80h	R/W	
		TBOC1LR	Output Compare1 Low Register	00h	R/W	
0048h-0049h	Timer B	TBCHR	Counter High Register	FFh	Read Only	
		TBCLR	Counter Low Register	FCh	Read Only	
004Ah-004Bh		TBACHR	Alternate Counter High Register	FFh	Read Only	
		TBACLR	Alternate Counter Low Register	FCh	Read Only	
004Ch-004Dh		TBIC2HR	Input Capture2 High Register	xxh	Read Only	
		TBIC2LR	Input Capture2 Low Register	xxh	Read Only	
004Eh-004Fh		TBOC2HR	Output Compare2 High Register	80h	R/W	
		TBOC2LR	Output Compare2 Low Register	00h	R/W	
0050h to 006Fh	Reserved Area (32 Bytes)					
0070h	ADC	ADCDR	Data Register	00h	Read Only	
0071h	ADC	ADCCSR	Control/Status Register	00h	R/W	
0072h to 007Fh	Reserved Area (14 Bytes)					

#### **2 CENTRAL PROCESSING UNIT**

#### 2.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

#### 2.2 MAIN FEATURES

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

#### 2.3 CPU REGISTERS

The 6 CPU registers shown in Figure 6 are not present in the memory mapping and are accessed by specific instructions.

#### Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

#### Index Registers (X and Y)


In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

#### **Program Counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).

Figure 6. CPU Registers



# CPU REGISTERS (Cont'd) CONDITION CODE REGISTER (CC)

Read/Write

Reset Value: 111x1xxx

7							0
1	1	1	н	I	N	Z	С

The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

#### Bit 4 = **H** Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

- 0: No half carry has occurred.
- 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

#### Bit 3 = I Interrupt mask.

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

- 0: Interrupts are enabled.
- 1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

**Note:** Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptable

because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.

#### Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7<sup>th</sup> bit of the result.

- 0: The result of the last operation is positive or null.
- 1: The result of the last operation is negative (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instruc-

#### Bit 1 = **Z** Zero.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero.
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

#### Bit 0 = **C** Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.


- 0: No overflow or underflow has occurred.
- 1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

# CENTRAL PROCESSING UNIT (Cont'd) Stack Pointer (SP)

Read/Write

Reset Value: 01 7Fh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 7).

Since the stack is 64 bytes deep, the 10 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP5 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 7.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.




Figure 7. Stack Manipulation Example

#### 3 CLOCKS, RESET, INTERRUPTS & POWER SAVING MODES

#### 3.1 CLOCK SYSTEM

#### 3.1.1 General Description

The MCU accepts either a Crystal or Ceramic resonator, or an external clock signal to drive the internal oscillator. The internal clock ( $f_{CPU}$ ) is derived from the external oscillator frequency ( $f_{OSC}$ )

The external Oscillator clock is first divided by 2, and a division factor of 32 can be applied if Slow Mode is selected by setting the SMS bit in the Miscellaneous Register. This reduces the frequency of the  $f_{CPU}$ ; the clock signal is also routed to the on-chip peripherals.

The internal oscillator is designed to operate with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for  $f_{\rm osc}$ . The circuit shown in Figure 9 is recommended when using a crystal, and Table 4 lists the recommended capacitance and feedback resistance values. The crystal and associated components should be mounted as close as possible to the input pins in order to minimize output distortion and start-up stabilisation time.

Use of an external CMOS oscillator is recommended when crystals outside the specified frequency ranges are to be used.

Table 4. .Recommended Values for 16 MHz Crystal Resonator (C<sub>0</sub> < 7pF)

R <sub>SMAX</sub>	40 Ω	60 Ω	150 Ω
C <sub>OSCIN</sub>	56pF	47pF	22pF
C <sub>OSCOUT</sub>	56pF	47pF	22pF

C<sub>0</sub>: parasitic shunt capacitance of the quartz crystal.

R<sub>SMAX</sub>: equivalent serial resistor of the crystal (uper limit, see crystal specification).

C<sub>OSCOUT</sub>, C<sub>OSCIN</sub>: maximum total capacitance on OSCIN and OSCOUT, including the external capacitance plus the parasitic capacitance of the board and the device.

Figure 8. External Clock Source Connections




Figure 9. Crystal/Ceramic Resonator





Figure 10. Clock Prescaler Block Diagram



#### 3.2 RESET

#### 3.2.1 Introduction

There are three sources of Reset:

- RESET pin (external source)
- Power-On Reset (Internal source)
- WATCHDOG (Internal Source)

The Reset Service Routine vector is located at address FFFEh-FFFFh.

#### 3.2.2 External Reset

The RESET pin is both an input and an open-drain output with integrated pull-up resistor. When one of the internal Reset sources is active, the Reset pin is driven low, for a duration of t<sub>RESET</sub>, to reset the whole application.

#### 3.2.3 Reset Operation

The duration of the Reset state is a minimum of 4096 internal CPU Clock cycles. During the Reset state, all I/Os take their reset value.

A Reset signal originating from an external source must have a duration of at least tpulse in order to be recognised. This detection is asynchronous and therefore the MCU can enter Reset state even in Halt mode.

At the end of the Reset cycle, the MCU may be held in the Reset state by an External Reset signal. The  $\overline{\text{RESET}}$  pin may thus be used to ensure  $V_{DD}$  has risen to a point where the MCU can operate correctly before the user program is run. Fol-

lowing a Reset event, or after exiting Halt mode, a 4096 CPU Clock cycle delay period is initiated in order to allow the oscillator to stabilise and to ensure that recovery has taken place from the Reset state.

In the high state, the  $\overline{RESET}$  pin is connected internally to a pull-up resistor (R<sub>ON</sub>). This resistor can be pulled low by external circuitry to reset the device.

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to use the external connections shown in Figure 4.


#### 3.2.4 Power-on Reset

This circuit detects the ramping up of  $V_{DD}$ , and generates a pulse that is used to reset the application (at approximately  $V_{DD}$ = 2V).

Power-On Reset is designed exclusively to cope with power-up conditions, and should not be used in order to attempt to detect a drop in the power supply voltage.

Caution: to re-initialize the Power-On Reset, the power supply must fall below approximately 0.8V (Vtn), prior to rising above 2V. If this condition is not respected, on subsequent power-up the Reset pulse may not be generated. An external Reset pulse may be required to correctly reactivate the circuit.

Figure 11. Reset Block Diagram



#### 4 INTERRUPTS

The ST7 core may be interrupted by one of two different methods: maskable hardware interrupts as listed in the Interrupt Mapping Table and a non-maskable software interrupt (TRAP). The Interrupt processing flowchart is shown in Figure 12.

The maskable interrupts must be enabled by clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see external interrupts subsection).

Note: After reset, all interrupts are disabled.

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to the Interrupt Mapping Table for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note:** As a consequence of the IRET instruction, the I bit will be cleared and the main program will resume.

#### **Priority Management**

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case when several interrupts are simultaneously pending, an hardware priority defines which one will be serviced first (see the Interrupt Mapping Table).

#### **Interrupts and Low Power Mode**

All interrupts allow the processor to leave the WAIT low power mode. Only external and specifically mentioned interrupts allow the processor to leave the HALT low power mode (refer to the "Exit from HALT" column in the Interrupt Mapping Table).

#### 4.1 NON MASKABLE SOFTWARE INTERRUPT

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit.

It will be serviced according to the flowchart on Figure 12.

#### **4.2 EXTERNAL INTERRUPTS**

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low power mode.

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins, connected to the same interrupt vector, are configured as interrupts, their signals are logically ANDed and inverted before entering the edge/level detection block.

Caution: The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of an ANDed source (as described on the I/O ports section), a low level on an I/O pin configured as input with interrupt, masks the interrupt request even in case of risingedge sensitivity.

#### **4.3 PERIPHERAL INTERRUPTS**

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.


Clearing an interrupt request is done by:

- Writing "0" to the corresponding bit in the status register or
- Access to the status register while the flag is set followed by a read or write of an associated register.

**Note**: the clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being enabled) will therefore be lost if the clear sequence is executed.

#### INTERRUPTS (Cont'd)

Figure 12. Interrupt Processing Flowchart



**Table 5. Interrupt Mapping** 

Source Block	Description	Register Label	Flag	Exit from HALT	Vector Address	Priority Order
RESET	Reset	N/A	N/A	yes	FFFEh-FFF Fh	Highest
TRAP	Software	N/A	N/A	no	FFFCh-FFF Dh	Priority
EI0	External Interrupt PA0:PA7	N/A	N/A	yes	FFFAh-FFFBh	] [ ]
El1	External Interrupt PB0:PB7, PC0:PC5	N/A	N/A	yes	FFF8h-FFF9h	1
	Not Used				FFF6h-FFF7h	1
SPI	Transfer Complete	SPISR	SPIF	no	FFF4h-FFF5h	
J JF1	Mode Fault	JOFION	MODF	110	111411-111311	
	Input Capture 1		ICF1_A			1
	Output Compare 1	1	OCF1_A	1		
TIMER A	Input Capture 2	TASR	ICF2_A	no	FFF2h-FFF3h	
	Output Compare 2	1	OCF2_A			
	Timer Overflow	1	TOF_A	1		
	Not Used	•	•		FFF0h-FFF1h	1
	Input Capture 1		ICF1_B			1
	Output Compare 1	1	OCF1_B	1		
TIMER B	Input Capture 2	TBSR	ICF2_B	no	FFEEh-FFEFh	
	Output Compare 2	1	OCF2_B	1		
	Timer Overflow	1	TOF_B	1		
		•	•		FFECh-FFEDh	1
	Not Used				FFEAh-FFEBh	1
	Not Osed				FFE8h-FFE9h	1
					FFE6h-FFE7h	1
I2C	I2C Peripheral Interrupts	I2CSR1 I2CSR2	**	no	FFE4h-FFE5h	Lowest
	Not Used	•	•		FFE2h-FFE3h FFE0h-FFE1h	Priority

<sup>\*\*</sup> Many flags can cause an interrupt, see peripheral interrupt status register description.

#### **4.4 POWER SAVING MODES**

#### 4.4.1 Introduction

There are three Power Saving modes. Slow Mode is selected by setting the relevant bits in the Miscellaneous register. Wait and Halt modes may be entered using the WFI and HALT instructions.

#### 4.4.2 Slow Mode

In Slow mode, the oscillator frequency can be divided by a value defined in the Miscellaneous Register. The CPU and peripherals are clocked at this lower frequency. Slow mode is used to reduce power consumption, and enables the user to adapt clock frequency to available supply voltage.


#### 4.4.3 Wait Mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU. All peripherals remain active. During Wait mode, the I bit (CC Register) is cleared, so as to enable all interrupts. All other registers and memory remain unchanged. The MCU will remain in Wait mode until an Interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the Interrupt or Reset Service Routine.

The MCU will remain in Wait mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 13 below.

Figure 13. WAIT Flow Chart



**Note:** Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the interrupt routine and cleared when the CC register is popped.

#### POWER SAVING MODES (Cont'd)

#### 4.4.4 Halt Mode


The Halt mode is the MCU lowest power consumption mode. The Halt mode is entered by executing the HALT instruction. The internal oscillator is then turned off, causing all internal processing to be stopped, including the operation of the on-chip peripherals. The Halt mode cannot be used when the watchdog is enabled, if the HALT instruction is executed while the watchdog system is enabled, a watchdog reset is generated thus resetting the entire MCU.

When entering Halt mode, the I bit in the CC Register is cleared so as to enable External Interrupts. If an interrupt occurs, the CPU becomes active.

The MCU can exit the Halt mode upon reception of an interrupt or a reset. Refer to the Interrupt Mapping Table. The oscillator is then turned on and a stabilization time is provided before releasing CPU operation. The stabilization time is 4096 CPU clock cycles.

After the start up delay, the CPU continues operation by servicing the interrupt which wakes it up or by fetching the reset vector if a reset wakes it up.

Figure 14. HALT Flow Chart



PERIPH. CLOCK = OFF


**Note:** Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the interrupt routine and cleared when the CC register is popped.

#### **4.5 MISCELLANEOUS REGISTER**

The Miscellaneous register allows to select the SLOW operating mode, the polarity of external interrupt requests and to output the internal clock.

Register Address: 0020h — Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:6 = **PEI[3:2]** External Interrupt EI1 Polarity Option.

These bits are set and cleared by software. They determine which event on EI1 causes the external interrupt according to Table 6.

Refer to the Pin Description Table at the beginning of this document for the list of pins connected to EI1.

Table 6. El1 External Interrupt Polarity Options

MODE	PEI3	PEI2
Falling edge and low level (Reset state)	0	0
Falling edge only	1	0
Rising edge only	0	1
Rising and falling edge	1	1

**Note:** Any modification of one of these two bits resets the interrupt request related to this interrupt vector.

Bit 5 = MCO Main Clock Out

This bit is set and cleared by software. When set, it enables the output of the Internal Clock on the PC2 I/O port.

- 0 PC2 is a general purpose I/O port.
- MCO alternate function (f<sub>CPU</sub> is output on PC2 pin).

Bit 4:3 = **PEI[1:0]** External Interrupt EI0 Polarity Option.

These bits are set and cleared by software. They determine which event on EI0 causes the external interrupt according to Table 7.

Refer to the Pin Description Table at the beginning of this document for the list of pins connected to EI0.

**Table 7. EI0 External Interrupt Polarity Options** 

MODE	PEI1	PEI0
Falling edge and low level (Reset state)	0	0
Falling edge only	1	0
Rising edge only	0	1
Rising and falling edge	1	1

#### Note:

Any modification of one of these two bits resets the interrupt request related to this interrupt vector.

Bit 1:2 = Unused, always read at 0.

**Warning:** Software must write 1 to these bits for compatibility with future products.

Bit 0 = SMS Slow Mode Select

This bit is set and cleared by software.

- 0- Normal mode f<sub>CPU</sub> = Oscillator frequency / 2 (Reset state)
- 1- Slow mode f<sub>CPLI</sub> = Oscillator frequency /32

#### **5 ON-CHIP PERIPHERALS**

#### **5.1 I/O PORTS**

#### 5.1.1 Introduction

The I/O ports offer different functional modes:

- transfer of data through digital inputs and outputs and for specific pins:
- analog signal input (ADC)
- alternate signal input/output for the on-chip peripherals.
- external interrupt generation

An I/O port is composed of up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

#### 5.1.2 Functional Description

Each port is associated to 2 main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and some of them to an optional register:

Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, for specific ports which do not provide this register refer to the I/O Port Implementation Section 5.1.3. The generic I/O block diagram is shown on Figure 16.

#### 5.1.2.1 Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

#### Notes:

- 1. All the inputs are triggered by a Schmitt trigger.
- 2. When switching from input mode to output mode, the DR register should be written first to output the correct value as soon as the port is configured as an output.

#### Interrupt function

When an I/O is configured in Input with Interrupt, an event on this I/O can generate an external Interrupt request to the CPU. The interrupt polarity is given independently according to the description mentioned in the Miscellaneous register or in the interrupt register (where available).

Each pin can independently generate an Interrupt request.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see Interrupts section). If several input pins are configured as inputs to the same interrupt vector, their signals are logically ANDed before entering the edge/level detection block. For this reason if one of the interrupt pins is tied low, it masks the other ones.

#### 5.1.2.2 Output Mode

The pin is configured in output mode by setting the corresponding DDR register bit.

In this mode, writing "0" or "1" to the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Note: In this mode, the interrupt function is disabled

#### 5.1.2.3 Digital Alternate Function

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over standard I/O programming. When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin's state is also digitally readable by addressing the DR register.

#### Notes:

- 1. Input pull-up configuration can cause an unexpected value at the input of the alternate peripheral input.
- 2. When the on-chip peripheral uses a pin as input and output, this pin must be configured as an input (DDR = 0).

**Warning:** The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

#### 5.1.2.4 Analog Alternate Function

When the pin is used as an ADC input the I/O must be configured as input, floating. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

**Warning**: The analog input voltage level must be within the limits stated in the Absolute Maximum Ratings.

#### 5.1.3 I/O Port Implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input (see Figure 16) or true open drain. Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 15. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 15. Recommended I/O State Transition Diagram





Figure 16. I/O Block Diagram



**Table 8. Port Mode Configuration** 

Configuration Mode	Pull-up	P-buffer	V <sub>DD</sub> Diode
Floating	0	0	1
Pull-up	1	0	1
Push-pull	0	1	1
True Open Drain	not present	not present	not present in OTP and EPROM devices
Open Drain (logic level)	0	0	1

#### Legend:

- 0 present, not activated
- 1 present and activated

#### Notes:

- No OR Register on some ports (see register map).
- ADC Switch on ports with analog alternate functions.

**Table 9. Port Configuration** 

Port	Pin	Inpu	it (DDR = 0)	Output (DDR = 1)			
1010	Name	OR = 0	OR = 0 OR = 1 OR		OR = 1		
Port A	PA0:PA7	Floating*	Floating with Interrupt	True Open Drain, High Sink Capability	Reserved		
Port B	PB0:PB7	Floating*	Pull-up with Interrupt	Open Drain (Logic level)	Push-pull		
Port C	PC0:PC5	Floating*	Pull-up with Interrupt	Open Drain (Logic level)	Push-pull		

<sup>\*</sup> Reset State

#### 5.1.4 Register Description

#### 5.1.4.1 Data registers

Port A Data Register (PADR)

Port B Data Register (PBDR)

Port C Data Register (PCDR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0

#### Bit 7:0 = D7-D0 Data Register 8 bits.

The DR register has a specific behaviour according to the selected input/output configuration. Writing the DR register is always taken in account even if the pin is configured as an input. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

#### 5.1.4.2 Data direction registers


Port A Data Direction Register (PADDR)

Port B Data Direction Register (PBDDR)

Port C Data Direction Register (PCDDR)

Read/Write

Reset Value: 0000 0000 (00h) (input mode)



Bit 7:0 = DD7-DD0 Data Direction Register 8 bits.

The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software.

0: Input mode

1: Output mode

#### 5.1.4.3 Option registers


Port A Option Register (PAOR)

Port B Option Register (PBOR)

Port C Option Register (PCOR)

Read/Write

Reset Value: 0000 0000 (00h) (no interrupt)



Bit 7:0 = O7-O0 Option Register 8 bits.

For specific I/O pins, this register is not implemented. In this case the DDR register is enough to select the I/O pin configuration.

The OR register allow to distinguish: in input mode if the interrupt capability or the floating configuration is selected, in output mode if the push-pull or open drain configuration is selected.

Each bit is set and cleared by software.

Input mode:

0: floating input

1: input interrupt with or without pull-up

Output mode (only for PB0:PB7, PC0:PC5):

0: output open drain (with P-Buffer inactivated)

1: output push-pull

Output mode (only for PA0:PA7):

0: output open drain

1: reserved

Table 10. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0000h	PCDR	D7	D6	D5	D4	D37	D2	D1	D0
	Reset Value	0	0	0	0	0	0	0	0
0001h	PCDDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
	Reset Value	0	0	0	0	0	0	0	0
0002h	PCOR	O7	O6	O5	O4	O3	O2	O1	00
	Reset Value	0	0	0	0	0	0	0	0
0004h	PBDR	D7	D6	D5	D4	D37	D2	D1	D0
	Reset Value	0	0	0	0	0	0	0	0
0005h	PBDDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
	Reset Value	0	0	0	0	0	0	0	0
0006h	PBOR	O7	O6	O5	O4	O3	O2	O1	00
	Reset Value	0	0	0	0	0	0	0	0
0008h	PADR	D7	D6	D5	D4	D37	D2	D1	D0
	Reset Value	0	0	0	0	0	0	0	0
0009h	PADDR	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0
	Reset Value	0	0	0	0	0	0	0	0
000Ah	PAOR	O7	O6	O5	O4	O3	O2	O1	00
	Reset Value	0	0	0	0	0	0	0	0

#### 5.2 WATCHDOG TIMER (WDG)


#### 5.2.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 5.2.2 Main Features

- Programmable timer (64 increments of 12288 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) after a HALT instruction or when the T6 bit reaches zero

Figure 17. Watchdog Block Diagram



#### WATCHDOG TIMER (Cont'd)

#### 5.2.3 Functional Description

The counter value stored in the CR register (bits T6:T0), is decremented every 12,288 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T6:T0) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.

The application program must write in the CR register at regular intervals during normal operation to prevent an MCU reset. The value to be stored in the CR register must be between FFh and C0h (see Table 11):

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T5:T0 bits contain the number of increments which represents the time delay before the watchdog produces a reset.

Table 11. Watchdog Timing ( $f_{CPU} = 8 \text{ MHz}$ )

	CR Register initial value	WDG timeout period (ms)
Max	FFh	98.304
Min	C0h	1.536

**Notes:** Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.

#### 5.2.4 Low Power Modes

Mode	Description
WAIT	No effect on Watchdog.
HALT	Immediate reset generation as soon as the HALT instruction is executed if the Watchdog is activated (WDGA bit is set).

#### 5.2.5 Interrupts

None.

# 5.2.6 Register Description CONTROL REGISTER (CR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	ТО

#### Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Bit 6:0 = T[6:0] 7-bit timer (MSB to LSB).

These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Table 12. Watchdog Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0024h	WDGCR Reset Value	WDGA	T6	T5	T4	T3	T2	T1	T0

#### **5.3 16-BIT TIMER**

#### 5.3.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of up to two input signals (*input capture*) or generating up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

#### 5.3.2 Main Features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8.
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge
- Output compare functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Input capture functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse Width Modulation mode (PWM)
- One Pulse mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)\*

The Block Diagram is shown in Figure 18.

\*Note: Some timer pins may not be available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

#### 5.3.3 Functional Description

#### 5.3.3.1 Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high & low.

Counter Register (CR):

- Counter High Register (CHR) is the most significant byte (MS Byte).
- Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

- Alternate Counter High Register (ACHR) is the most significant byte (MS Byte).
- Alternate Counter Low Register (ACLR) is the least significant byte (LS Byte).


These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register (SR). (See note at the end of paragraph titled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in Table 13. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits.


The timer frequency can be f<sub>CPU</sub>/2, f<sub>CPU</sub>/4, f<sub>CPU</sub>/8 or an external frequency.

Figure 18. Timer Block Diagram



**16-bit Read Sequence:** (from either the Counter Register or the Alternate Counter Register).

Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, One Pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
  - TOIE bit of the CR1 register is set and
  - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

**Note:** The TOF bit is not cleared by accessing the ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

#### 5.3.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronised with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 19. Counter Timing Diagram, internal clock divided by 2




Figure 20. Counter Timing Diagram, internal clock divided by 4





Figure 21. Counter Timing Diagram, internal clock divided by 8



Note: The MCU is in reset state when the internal reset signal is high. When it is low, the MCU is running.

57

#### 5.3.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-bit timer.

The two input capture 16-bit registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected by the ICAP*i* pin (see figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

The ICiR register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter: ( $f_{CPU}/CC[1:0]$ ).

#### Procedure:

To use the input capture function, select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 13).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as a floating input).

And select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as a floating input).

When an input capture occurs:

- The ICFi bit is set.
- The ICiR register contains the value of the free running counter on the active transition on the ICAPi pin (see Figure 23).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICFi bit is set.
- 2. An access (read or write) to the ICiLR register.

#### Notes:

- After reading the ICiHR register, the transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.
- 2. The IC/R register contains the free running counter value which corresponds to the most recent input capture.
- 3. The 2 input capture functions can be used together even if the timer also uses the 2 output compare functions.
- 4. In One Pulse mode and PWM mode only the input capture 2 function can be used.
- The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activate the input capture function.
  - Moreover if one of the ICAP*i* pin is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set.
  - This can be avoided if the input capture function *i* is disabled by reading the IC*i*HR (see note 1).
- The TOF bit can be used with an interrupt in order to measure events that exceed the timer range (FFFFh).

Figure 22. Input Capture Block Diagram





Figure 23. Input Capture Timing Diagram



577

#### 5.3.3.4 Output Compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OCiR value to 8000h.

Timing resolution is one count of the free running counter: ( $f_{CPU/CC[1:0]}$ ).

### **Procedure:**

To use the output compare function, select the following in the CR2 register:

- Set the OCiE bit if an output is needed then the OCMPi pin is dedicated to the output compare i signal.
- Select the timer clock (CC[1:0]) (see Table 13).

And select the following in the CR1 register:

- Select the OLVLi bit to applied to the OCMPi pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCFi bit is set.

- The OCMPi pin takes OLVLi bit value (OCMPi pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OCiR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \, \text{OC} \, i \text{R} = \quad \frac{\Delta t \, * \, f_{CPU}}{\text{PRESC}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

 $f_{CPLI}$  = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 13)

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC}iR = \Delta t * f_{EXT}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OCiLR register. The following procedure is recommended to prevent the OCFi bit from being set between the time it is read and the write to the OCiR register:
- Write to the OCiHR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCFi bit, which may be already set).
- Write to the OCiLR register (enables the output compare function and clears the OCFi bit).

#### Notes:

- After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
- 2. If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- 3. When the timer clock is f<sub>CPU</sub>/2, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 25, on page 39). This behaviour is the same in OPM or PWM mode.
  - When the timer clock is f<sub>CPU</sub>/4, f<sub>CPU</sub>/8 or in external clock mode, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value plus 1 (see Figure 26, on page 39).
- The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
- 5. The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

#### **Forced Compare Output capability**

When the FOLV*i* bit is set by software, the OLV*Li* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit=1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

FOLVLi bits have no effect in either One-Pulse mode or PWM mode.

Figure 24. Output Compare Block Diagram




Figure 25. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/2





Figure 26. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/4



#### 5.3.3.5 One Pulse Mode

One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The One Pulse mode uses the Input Capture1 function and the Output Compare1 function.

#### Procedure:

To use One Pulse mode:

- Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 13).

One Pulse mode cycle

When event occurs on ICAP1

OCMP1 = OLVL2
Counter is reset to FFFCh
ICF1 bit is set

When Counter = OC1R

OCMP1 = OLVL1

Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and the OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICFi bit is set.
- 2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

OC/R Value = 
$$\frac{t * f_{CPU}}{PRESC} - 5$$

Where:

= Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 13)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin (see Figure 27).

#### Notes:

- 1. The OCF1 bit cannot be set by hardware in One Pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When One Pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate that a period of time has elapsed but cannot generate an output waveform because the OLVL2 level is dedicated to One Pulse mode.

Figure 27. One Pulse Mode Timing Example





Figure 28. Pulse Width Modulation Mode Timing Example



#### 5.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

The Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so these functions cannot be used when the PWM mode is activated.


### **Procedure**

To use Pulse Width Modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- Load the OC1R register with the value corresponding to the period of the pulse if OLVL1=0 and OLVL2=1, using the formula in the opposite column.
- 3. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC2R register.
- 4. Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the timer clock (CC[1:0]) (see Table 13).

If OLVL1=1 and OLVL2=0, the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.



The OCiR register value required for a specific timing application can be calculated using the following formula:

OCiR Value = 
$$\frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 13)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t = Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 28)

#### **Notes**

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode, therefore the Output Compare interrupt is inhibited.
- The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected from the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset after each period and ICF1 can also generate an interrupt if ICIE is set.
- When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.

### 5.3.4 Low Power Modes

Mode	Description
WAIT	No effect on 16-bit Timer.
WAII	Timer interrupts cause the device to exit from WAIT mode.
	16-bit Timer registers are frozen.
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.

# 5.3.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE	Yes	No
Input Capture 2 event	ICF2	ICIL	Yes	No
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)	OCF2	JOUIE	Yes	No
Timer Overflow event	TOF	TOIE	Yes	No

**Note:** The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# 5.3.6 Summary of Timer modes

MODES	AVAILABLE RESOURCES							
MODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2				
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes				
Output Compare (1 and/or 2)	Yes	Yes	Yes	Yes				
One Pulse mode	No	Not Recommended 1)	No	Partially 2)				
PWM Mode	No	Not Recommended <sup>3)</sup>	No	No				

<sup>1)</sup> See note 4 in Section 5.3.3.5 One Pulse Mode

<sup>2)</sup> See note 5 in Section 5.3.3.5 One Pulse Mode

<sup>3)</sup> See note 4 in Section 5.3.3.6 Pulse Width Modulation Mode


#### 5.3.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

# **CONTROL REGISTER 1 (CR1)**

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7 = ICIE Input Capture Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 

0: Interrupt is inhibited.

 A timer interrupt is enabled whenever the TOF bit of the SR register is set. Bit 4 = **FOLV2** Forced Output Compare 2.

This bit is set and cleared by software.

0: No effect on the OCMP2 pin.

1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

# Bit 3 = FOLV1 Forced Output Compare 1.

This bit is set and cleared by software.

0: No effect on the OCMP1 pin.

 Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

#### Bit 2 = **OLVL2** Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse mode and Pulse Width Modulation mode.

#### Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

# Bit 0 = **OLVL1** Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

# **CONTROL REGISTER 2 (CR2)**

Read/Write

Reset Value: 0000 0000 (00h)

7 0
OC1E OC2E OPM PWM CC1 CC0 IEDG2 EXEDG

# Bit 7 = **OC1E** Output Compare 1 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the internal Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

#### Bit 6 = **OC2E** Output Compare 2 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the internal Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

### Bit 5 = **OPM** One Pulse mode.

- 0: One Pulse mode is not active.
- 1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

#### Bits 3:2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

**Table 13. Clock Control Bits** 

Timer Clock	CC1	CC0
f <sub>CPU</sub> / 4	0	0
f <sub>CPU</sub> / 2	0	1
f <sub>CPU</sub> / 8	1	0
External Clock (where available)	1	1

**Note**: If the external clock pin is not available, programming the external clock configuration stops the counter.

### Bit 1 = **IEDG2** Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture.

- 0: A falling edge triggers the capture.
- 1: A rising edge triggers the capture.

#### Bit 0 = **EXEDG** External Clock Edge.

This bit determines which type of level transition on the external clock pin (EXTCLK) will trigger the counter register.

- 0: A falling edge triggers the counter register.
- 1: A rising edge triggers the counter register.

# 16-BIT TIMER (Cont'd) STATUS REGISTER (SR)

Read Only

Reset Value: 0000 0000 (00h)

The three least significant bits are not used.

7							0
ICF1	OCF1	TOF	ICF2	OCF2	0	0	0

#### Bit 7 = **ICF1** Input Capture Flag 1.

- 0: No input capture (reset value).
- 1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

# Bit 6 = OCF1 Output Compare Flag 1.

0: No match (reset value).

1: The content of the free running counter matches the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

# Bit 5 = **TOF** Timer Overflow Flag.

0: No timer overflow (reset value).

1: The free running counter has rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register.

**Note:** Reading or writing the ACLR register does not clear TOF.

# Bit 4 = **ICF2** Input Capture Flag 2.

0: No input capture (reset value).

 An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

#### Bit 3 = OCF2 Output Compare Flag 2.

0: No match (reset value).

1: The content of the free running counter matches the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

Bit 2-0 = Reserved, forced by hardware to 0.

# **INPUT CAPTURE 1 HIGH REGISTER (IC1HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7				0
MSB				LSB

# INPUT CAPTURE 1 LOW REGISTER (IC1LR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).

7				0
MSB				LSB

# OUTPUT COMPARE 1 HIGH REGISTER (OC1HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0
MSB				LSB

# OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0
MSB				LSB

# OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0
MSB				LSB

# OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0
MSB				LSB

# **COUNTER HIGH REGISTER (CHR)**

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0
MSB				LSB

### **COUNTER LOW REGISTER (CLR)**

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the SR register clears the TOF bit.

7				0
MSB				LSB

# ALTERNATE COUNTER HIGH REGISTER (ACHR)

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7	_	 	 	 0
MSB				LSB

# ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to SR register does not clear the TOF bit in SR register.

7				0
MSB				LSB

# **INPUT CAPTURE 2 HIGH REGISTER (IC2HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

input dupture 2 event)

7				0
MSB				LSB

# **INPUT CAPTURE 2 LOW REGISTER (IC2LR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

Table 14. 16-Bit Timer Register Map and Reset Values

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
TimerA: 32	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
TimerB: 42	Reset Value	0	0	0	0	0	0	0	0
TimerA: 31	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
TimerB: 41	Reset Value	0	0	0	0	0	0	0	0
TimerA: 33	SR	ICF1	OCF1	TOF	ICF2	OCF2	-	-	-
TimerB: 43	Reset Value	0	0	0	0	0	0	0	0
TimerA: 34	IC1HR	MSB	_	_	_	_	_	_	LSB
TimerB: 44	Reset Value	-	-	-	-	_	_	_	-
TimerA: 35	IC1LR	MSB	_	_	_	_	_	_	LSB
TimerB: 45	Reset Value	-	_	-	-	-	_	_	-
TimerA: 36	OC1HR	MSB	-	-	-	-	-	-	LSB
TimerB: 46	Reset Value	1	0	0	0	0	0	0	0
TimerA: 37	OC1LR	MSB	-	-	-	-	-	-	LSB
TimerB: 47	Reset Value	0	0	0	0	0	0	0	0
TimerA: 3E	OC2HR	MSB	-	-	-	-	-	-	LSB
TimerB: 4E	Reset Value	1	0	0	0	0	0	0	0
TimerA: 3F	OC2LR	MSB	-	-	-	-	-	-	LSB
TimerB: 4F	Reset Value	0	0	0	0	0	0	0	0
TimerA: 38	CHR	MSB							LSB
TimerB: 48	Reset Value	1	1	1	1	1	1	1	1
TimerA: 39	CLR	MSB							LSB
TimerB: 49	Reset Value	1	1	1	1	1	1	0	0
TimerA: 3A	ACHR	MSB							LSB
TimerB: 4A	Reset Value	1	1	1	1	1	1	1	1
TimerA: 3B	ACLR	MSB							LSB
TimerB: 4B	Reset Value	1	1	1	1	1	1	0	0
TimerA: 3C	IC2HR	MSB	_	_	_	_	_	_	LSB
TimerB: 4C	Reset Value	-							-
TimerA: 3D	IC2LR	MSB	_	_		_	_	_	LSB
TimerB: 4D	Reset Value	-							-

48/100

# 5.4 I<sup>2</sup>C BUS INTERFACE (I2C)

#### 5.4.1 Introduction

The I<sup>2</sup>C Bus Interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400kHz).

### 5.4.2 Main Features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multi-master capability
- 7-bit/10-bit Addressing
- Transmitter/Receiver flag
- End-of-byte transmission flag
- Transfer problem detection

#### I<sup>2</sup>C Master Features:

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration Lost Flag
- End of byte transmission flag
- Transmitter/Receiver Flag
- Start bit detection flag
- Start and Stop generation

## I<sup>2</sup>C Slave Features:

- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C Address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag

#### 5.4.3 General Description

In addition to receiving and transmitting data, this interface converts it from serial to parallel format and vice versa, using either an interrupt or polled

handshake. The interrupts are enabled or disabled by software. The interface is connected to the I<sup>2</sup>C bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard I<sup>2</sup>C bus and a Fast I<sup>2</sup>C bus. This selection is made by software.

#### **Mode Selection**

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START condition and from master to slave in case of arbitration loss or a STOP generation, allowing then Multi-Master capability.

#### **Communication Flow**


In Master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognising its own address (7 or 10-bit), and the General Call address. The General Call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the start condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to Figure 29.

Figure 29. I<sup>2</sup>C BUS Protocol



Acknowledge may be enabled and disabled by software.

The I<sup>2</sup>C interface address and/or general call address can be selected by software.

The speed of the I<sup>2</sup>C interface may be selected between Standard (0-100KHz) and Fast I<sup>2</sup>C (100-400KHz).

# **SDA/SCL Line Control**

Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data Register.


Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data Register.

The SCL frequency (F<sub>scl</sub>) is controlled by a programmable clock divider which depends on the I<sup>2</sup>C bus mode.

When the I<sup>2</sup>C cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.

When the I<sup>2</sup>C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.





#### 5.4.4 Functional Description

Refer to the CR, SR1 and SR2 registers in Section 5.4.7. for the bit definitions.

By default the I<sup>2</sup>C interface operates in Slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

First the interface frequency must be configured using the FRi bits in the OAR2 register.

#### **5.4.4.1 Slave Mode**

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the General Call address (if selected by software).

**Note:** In 10-bit addressing mode, the comparision includes the header sequence (11110xx0) and the two most significant bits of the address.

**Header matched** (10-bit mode only): the interface generates an acknowledge pulse if the ACK bit is set.

**Address not matched**: the interface ignores it and waits for another Start condition.

**Address matched**: the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set.
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see Figure 31 Transfer sequencing EV1).

Next, in 7-bit mode read the DR register to determine from the least significant bit (Data Direction Bit) if the slave must enter Receiver or Transmitter mode.

In 10-bit mode, after receiving the address sequence the slave is always in receive mode. It will enter transmit mode on receiving a repeated Start condition followed by the header sequence with matching address bits and the least significant bit set (11110xx1).

#### **Slave Receiver**

Following the address reception and after SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

Acknowledge pulse if the ACK bit is set

 EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 31 Transfer sequencing EV2).

#### **Slave Transmitter**

Following the address reception and after SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 31 Transfer sequencing EV3).

When the acknowledge pulse is received:

 The EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

#### Closing slave communication

After the last data byte is transferred a Stop Condition is generated by the master. The interface detects this condition and sets:

 EVF and STOPF bits with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see Figure 31 Transfer sequencing EV4).

#### **Error Cases**

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and the BERR bits are set with an interrupt if the ITE bit is set.

If it is a Stop then the interface discards the data, released the lines and waits for another Start condition.

If it is a Start then the interface discards the data and waits for the next slave address on the bus.

 AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set with an interrupt if the ITE bit is set.

**Note**: In both cases, SCL line is not held low; however, SDA line can remain low due to possible «0» bits transmitted last. It is then necessary to release both lines by software.

#### How to release the SDA / SCL lines

Set and subsequently clear the STOP bit while BTF is set. The SDA/SCL lines are released after the transfer of the current byte.

### 5.4.4.2 Master Mode

To switch from default Slave mode to Master mode a Start condition generation is needed.

#### Start condition

Setting the START bit while the BUSY bit is cleared causes the interface to switch to Master mode (M/SL bit set) and generates a Start condition.

Once the Start condition is sent:

 The EVF and SB bits are set by hardware with an interrupt if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register with the Slave address, **holding the SCL line low** (see Figure 31 Transfer sequencing EV5).

#### Slave address transmission

Then the slave address is sent to the SDA line via the internal shift register.

In 7-bit addressing mode, one address byte is sent.

In 10-bit addressing mode, sending the first byte including the header sequence causes the following event:

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register, **holding** the SCL line low (see Figure 31 Transfer sequencing EV9).

Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set):

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see Figure 31 Transfer sequencing EV6).

Next the master must enter Receiver or Transmitter mode.

**Note:** In 10-bit addressing mode, to switch the master to Receiver mode, software must generate a repeated Start condition and resend the header sequence with the least significant bit set (11110xx1).

#### **Master Receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 31 Transfer sequencing EV7).

To close the communication: before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

**Note:** In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

#### **Master Transmitter**

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 31 Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets:

EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).


#### **Error Cases**

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.

- AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the START or STOP bit.
- ARLO: Detection of an arbitration lost condition.
   In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).

**Note**: In all these cases, the SCL line is not held low; however, the SDA line can remain low due to possible «0» bits transmitted last. It is then necessary to release both lines by software.

# Figure 31. Transfer Sequencing



**Legend:** S=Start, S<sub>r</sub> = Repeated Start, P=Stop, A=Acknowledge, NA=Non-acknowledge, EVx=Event (with interrupt if ITE=1)

**EV1:** EVF=1, ADSL=1, cleared by reading SR1 register.

**EV2:** EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV3: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

**EV3-1:** EVF=1, AF=1, BTF=1; AF is cleared by reading SR1 register. BTF is cleared by releasing the lines (STOP=1, STOP=0) or by writing DR register (DR=FFh). **Note:** If lines are released by STOP=1, STOP=0, the subsequent EV4 is not seen.

**EV4:** EVF=1, STOPF=1, cleared by reading SR2 register.

EV5: EVF=1, SB=1, cleared by reading SR1 register followed by writing DR register.

**EV6:** EVF=1, cleared by reading SR1 register followed by writing CR register (for example PE=1).

**EV7:** EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV8: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

EV9: EVF=1, ADD10=1, cleared by reading SR1 register followed by writing DR register.


5//

# 5.4.5 Low Power Modes

Mode	Description
WAIT	No effect on I <sup>2</sup> C interface. I <sup>2</sup> C interrupts cause the device to exit from WAIT mode.
HALT	I <sup>2</sup> C registers are frozen. In HALT mode, the I <sup>2</sup> C interface is inactive and does not acknowledge data on the bus. The I <sup>2</sup> C interface resumes operation when the MCU is woken up by an interrupt with "exit from HALT mode" capability.

# 5.4.6 Interrupts

Figure 32. Event Flags and Interrupt Generation



Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
10-bit Address Sent Event (Master mode)	ADD10		Yes	No
End of Byte Transfer Event	BTF	1	Yes	No
Address Matched Event (Slave mode)	ADSEL		Yes	No
Start Bit Generation Event (Master mode)	SB	ITE	Yes	No
Acknowledge Failure Event	AF	] ''-	Yes	No
Stop Detection Event (Slave mode)	STOPF	]	Yes	No
Arbitration Lost Event (Multimaster configuration)	ARLO		Yes	No
Bus Error Event	BERR	]	Yes	No

**Note**: The I<sup>2</sup>C interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).

# 5.4.7 Register Description

# I<sup>2</sup>C CONTROL REGISTER (CR)

Read / Write

Reset Value: 0000 0000 (00h)

7							0
0	0	PE	ENGC	START	ACK	STOP	ITE

Bit 7:6 = Reserved. Forced to 0 by hardware.

# Bit 5 = **PE** Peripheral enable.

This bit is set and cleared by software.

- 0: Peripheral disabled
- 1: Master/Slave capability

#### Notes

- When PE=0, all the bits of the CR register and the SR register except the Stop bit are reset. All outputs are released while PE=0
- When PE=1, the corresponding I/O pins are selected by hardware as alternate functions.
- To enable the I<sup>2</sup>C interface, write the CR register TWICE with PE=1 as the first write only activates the interface (only PE is set).

#### Bit 4 = **ENGC** Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0). The 00h General Call address is acknowledged (01h ignored).

- 0: General Call disabled
- 1: General Call enabled

Bit 3 = **START** Generation of a Start condition. This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0) or when the Start condition is sent (with interrupt generation if ITE=1).

- In master mode:
  - 0: No start generation
  - 1: Repeated start generation
- In slave mode:
  - 0: No start generation
  - 1: Start generation when the bus is free

### Bit 2 = **ACK** Acknowledge enable.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0).

- 0: No acknowledge returned
- Acknowledge returned after an address byte or a data byte is received

#### Bit 1 = **STOP** *Generation of a Stop condition.*

This bit is set and cleared by software. It is also cleared by hardware in master mode. Note: This bit is not cleared when the interface is disabled (PE=0).

- In master mode:
  - 0: No stop generation
- 1: Stop generation after the current byte transfer or after the current Start condition is sent. The STOP bit is cleared by hardware when the Stop condition is sent.
- In slave mode:
  - 0: No stop generation
- 1: Release the SCL and SDA lines after the current byte transfer (BTF=1). In this mode the STOP bit has to be cleared by software.

#### Bit 0 = **ITE** Interrupt enable.

This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE=0).

- 0: Interrupts disabled
- 1: Interrupts enabled

Refer to Figure 32 for the relationship between the events and the interrupt.

SCL is held low when the ADD10, SB, BTF or ADSL flags or an EV6 event (See Figure 31) is detected.

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C STATUS REGISTER 1 (SR1)

Read Only

Reset Value: 0000 0000 (00h)

7 0

EVF ADD10 TRA BUSY BTF ADSL M/SL SB

#### Bit 7 = **EVF** Event flag.

This bit is set by hardware as soon as an event occurs. It is cleared by software reading SR2 register in case of error event or as described in Figure 31. It is also cleared by hardware when the interface is disabled (PE=0).

0: No event

- 1: One of the following events has occurred:
  - BTF=1 (Byte received or transmitted)
  - ADSL=1 (Address matched in Slave mode while ACK=1)
  - SB=1 (Start condition generated in Master mode)
  - AF=1 (No acknowledge received after byte transmission)
  - STOPF=1 (Stop condition detected in Slave mode)
  - ARLO=1 (Arbitration lost in Master mode)
  - BERR=1 (Bus error, misplaced Start or Stop condition detected)
  - ADD10=1 (Master has sent header byte)
  - Address byte successfully transmitted in Master mode.

Bit 6 = **ADD10** 10-bit addressing in Master mode. This bit is set by hardware when the master has sent the first byte in 10-bit address mode. It is cleared by software reading SR2 register followed by a write in the DR register of the second address byte. It is also cleared by hardware when the peripheral is disabled (PE=0).

0: No ADD10 event occurred.

1: Master has sent first address byte (header)

### Bit 5 = **TRA** Transmitter/Receiver.

When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of Stop condition (STOPF=1), loss of bus

arbitration (ARLO=1) or when the interface is disabled (PE=0).

0: Data byte received (if BTF=1)

1: Data byte transmitted

#### Bit 4 = BUSY Bus busy.

This bit is set by hardware on detection of a Start condition and cleared by hardware on detection of a Stop condition. It indicates a communication in progress on the bus. This information is still updated when the interface is disabled (PE=0).

0: No communication on the bus

1: Communication ongoing on the bus

# Bit 3 = **BTF** Byte transfer finished.

This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt generation if ITE=1. It is cleared by software reading SR1 register followed by a read or write of DR register. It is also cleared by hardware when the interface is disabled (PE=0).

- Following a byte transmission, this bit is set after reception of the acknowledge clock pulse. In case an address byte is sent, this bit is set only after the EV6 event (See Figure 31). BTF is cleared by reading SR1 register followed by writing the next byte in DR register.
- Following a byte reception, this bit is set after transmission of the acknowledge clock pulse if ACK=1. BTF is cleared by reading SR1 register followed by reading the byte from DR register.

The SCL line is held low while BTF=1.

0: Byte transfer not done

1: Byte transfer succeeded

Bit 2 = **ADSL** Address matched (Slave mode). This bit is set by hardware as soon as the received slave address matched with the OAR register content or a general call is recognized. An interrupt is generated if ITE=1. It is cleared by software reading SR1 register or by hardware when the interface is disabled (PE=0).

The SCL line is held low while ADSL=1.

0: Address mismatched or not received

1: Received address matched

#### Bit 1 = M/SL Master/Slave.

This bit is set by hardware as soon as the interface is in Master mode (writing START=1). It is cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration (ARLO=1). It is also cleared when the interface is disabled (PE=0).

0: Slave mode

1: Master mode

# Bit 0 = **SB** Start bit (Master mode).

This bit is set by hardware as soon as the Start condition is generated (following a write START=1). An interrupt is generated if ITE=1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE=0).

0: No Start condition

1: Start condition generated

# I<sup>2</sup>C STATUS REGISTER 2 (SR2)

Read Only

Reset Value: 0000 0000 (00h)



Bit 7:5 = Reserved. Forced to 0 by hardware.

#### Bit 4 = **AF** Acknowledge failure.

This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while AF=1.

0: No acknowledge failure

1: Acknowledge failure

#### Bit 3 = **STOPF** Stop detection (Slave mode).

This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while STOPF=1.

0: No Stop condition detected

1: Stop condition detected

#### Bit 2 = ARLO Arbitration lost.

This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

After an ARLO event the interface switches back automatically to Slave mode (M/SL=0).

The SCL line is not held low while ARLO=1.

0: No arbitration lost detected

1: Arbitration lost detected

#### Bit 1 = **BERR** Bus error.

This bit is set by hardware when the interface detects a misplaced Start or Stop condition. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while BERR=1.

0: No misplaced Start or Stop condition

1: Misplaced Start or Stop condition

#### Bit 0 = GCAL General Call (Slave mode).

This bit is set by hardware when a general call address is detected on the bus while ENGC=1. It is cleared by hardware detecting a Stop condition (STOPF=1) or when the interface is disabled (PE=0).

0: No general call address detected on bus

1: general call address detected on bus

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C CLOCK CONTROL REGISTER (CCR)

Read / Write

Reset Value: 0000 0000 (00h)

0 FM/SM CC6 CC5 CC4 CC3 CC2 CC1 CC0

Bit 7 = **FM/SM** Fast/Standard  $I^2C$  mode.

This bit is set and cleared by software. It is not cleared when the interface is disabled (PE=0). 0: Standard I<sup>2</sup>C mode

1: Fast I<sup>2</sup>C mode

### Bit 6:0 = **CC6-CC0** 7-bit clock divider.

These bits select the speed of the bus ( $F_{SCL}$ ) depending on the  $I^2C$  mode. They are not cleared when the interface is disabled (PE=0).

- Standard mode (FM/SM=0): F<sub>SCL</sub> <= 100kHz</p>
- $\mathsf{F}_{\mathsf{SCL}} = \mathsf{F}_{\mathsf{CPU}}/(2\mathsf{x}([\mathsf{CC6..CC0}] + 2))$ - Fast mode (FM/SM=1):  $F_{SCL} > 100kHz$


 $\mathsf{F}_{\mathsf{SCL}} = \mathsf{F}_{\mathsf{CPU}}/(3\mathsf{x}([\mathsf{CC6..CC0}] + 2))$ 

Note: The programmed F<sub>SCL</sub> assumes no load on SCL and SDA lines.

# I<sup>2</sup>C DATA REGISTER (DR)

Read / Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = **D7-D0** 8-bit Data Register.

These bits contain the byte to be received or transmitted on the bus.

- Transmitter mode: Byte transmission start automatically when the software writes in the DR reg-
- Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address.

Then, the following data bytes are received one by one after reading the DR register.

# I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C OWN ADDRESS REGISTER (OAR1)

Read / Write

Reset Value: 0000 0000 (00h)

							•
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

#### 7-bit Addressing Mode

Bit 7:1 = **ADD7-ADD1** Interface address. These bits define the  $I^2C$  bus address of the interface. They are not cleared when the interface is disabled (PE=0).

Bit 0 = ADDO Address direction bit.

This bit is don't care, the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE=0).

Note: Address 01h is always ignored.

# 10-bit Addressing Mode

Bit 7:0 = ADD7-ADD0 Interface address. These are the least significant bits of the  $I^2C$  bus address of the interface. They are not cleared when the interface is disabled (PE=0).

# I<sup>2</sup>C OWN ADDRESS REGISTER (OAR2)

Read / Write

Reset Value: 0100 0000 (40h)

7							0
FR1	FR0	0	0	0	ADD9	ADD8	0

## Bit 7:6 = **FR1-FR0** Frequency bits.

These bits are set by software only when the interface is disabled (PE=0). To configure the interface to  $I^2C$  specifed delays select the value corresponding to the microcontroller frequency  $F_{CPU}$ .

F <sub>CPU</sub> Range (MHz)	FR1	FR0
2.5 - 6	0	0
6 -10	0	1
10 - 14	1	0
14 - 24	1	1

Bit 5:3 = Reserved

#### Bit 2:1 = ADD9-ADD8 Interface address.

These are the most significant bits of the  $I^2C$  bus address of the interface (10-bit mode only). They are not cleared when the interface is disabled (PE=0).

Bit 0 = Reserved.

Table 15. I<sup>2</sup>C Register Map

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
28	CR			PE	ENGC	START	ACK	STOP	ITE
29	SR1	EVF		TRA	BUSY	BTF	ADSL	M/SL	SB
2A	SR2				AF	STOPF	ARLO	BERR	GCAL
2B	CCR	FM/SM CC6 CC0							
2C	OAR1	ADD7 ADD0							
2D	OAR2	FR1	FR0				ADD9	ADD8	
2E	DR	DR7 DR0							

#### 5.4.8 Application Considerations

# **5.4.8.1 Programming Considerations**

The interface can be used in two modes:

- Interrupt
- Polling

**Caution:** Care should be taken when polling error events as the asynchronous setting of error bits can result in error events being missed.

#### 5.4.8.2 Application Example

The software routines given below describe a possible software driver to control the I<sup>2</sup>C interface connected to an external EEPROM without communication error management.

The interface configuration is Master mode.

This polling software does not use the EVF flag and can be easily adapted to manage interrupts keeping the same strategy.

```
/********* (c) 1997 SGS-Thomson Microelectronics *************/
                                                                   * /
/* THE SOFTWARE INCLUDED IN THIS DOCUMENT IS FOR GUIDANCE ONLY. SGS-THOMSON */
    SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL
                                                                   * /
/* DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM USE OF THIS SOFTWARE.
                                                                   * /
                                                                   * /
/*****************************
/*----*/
void I2Cm Start (void)
                                 /* Generates I2C-Bus Start Condition.*/
 SetBit(I2C_CR,START);
                                          /* Generate start condition.*/
 while (!ValBit(I2C_SR1,SB)); /* Wait for the Start bit generation ("EV5").*/
                                  /* Generates I2C-Bus Stop Condition.*/
void I2Cm_Stop (void)
{
 SetBit(I2C_CR,STOP);
                                           /* Generate stop condition.*/
void I2Cm_Ack (void)
                                   /* Activate acknowledge generation.*/
                      /* Acknowledge after the next received data bytes.*/
 SetBit(I2C_CR,ACK);
                                 /* Disactivate acknowledge generation.*/
void I2Cm_nAck (void)
 ClrBit(I2C_CR,ACK); /* Non acknowledge after the next received data bytes.*/
```

```
/*----*/
void I2Cm_Init (void)
                        /* Force reset status of the control register.*/
 I2C CR = 0 \times 00;
 I2C CCR = 0X12;
                             /* Set the I2C-bus speed to 0-100KHz.*/
                        /* Touch registers to remove pending interrupt.*/
 asm TNZ I2C_DR;
 asm TNZ I2C SR1;
 asm TNZ I2C_SR2;
                     /* PE=1, ACK=1: switch on the peripheral interface.*/
 I2C\_CR = 0x24;
 I2C\_CR = 0x24;
                      /* Write twice: switch on periph then set config.*/
 I2Cm_Start();
                                        /* Start condition generation.*/
                                        /* Stop condition generation.*/
 I2Cm Stop();
/*----*/
void I2Cm_SetAddr (char i2c_addr)
                                       /* Generates a start condition.*/
 I2Cm_Start();
                                   /* Write address to be transmitted.*/
 I2C_DR = i2c_addr;
                                            /* Transmits a data byte.*/
void I2Cm_TxData (char i2c_data)
 do {
  if (I2C_SR2) while(1); /* Communication error detected: infinite loop.*/
   SetBit(I2C_CR,PE); /* Touch the control register to pass "EV6".*/
 } while (!ValBit(I2C_SR1,BTF));
                                             /* Wait for BTF ("EV8").*/
 I2C_DR = i2c_data;
                                 /* Write data byte to be transmitted.*/
}
char I2Cm_RxData (char last) /* Return received data byte (last one flagged).*/
 do {
  if (I2C_SR2) while(1); /* Communication error detected: infinite loop.*/
  SetBit(I2C_CR,PE); /* Touch the control register to pass "EV6".*/
                                              /* Wait for BTF ("EV7").*/
 } while (!ValBit(I2C_SR1,BTF));
 if (last) I2Cm_Stop(); /* End of communication: stop condition generation.*/
 return(I2C_DR);
                                    /* Read/return data byte received.*/
}
```

62/100

```
/*----*/
void I2Cm_Tx (char *buff_add, char sub_add, char nb, char dest_add)
    /* Transmit data buffer to EEPROM with least significant bytes first.*/
 I2Cm SetAddr(dest add);
                              /* Slave address selection on I2C bus.*/
 I2Cm_TxData(sub_add);
                                         /* Sub address selection.*/
 for (;nb > 0; nb--) /* Loop to send all selected data from output buffer.*/
   /* End of communication: stop condition generation.*/
 I2Cm_Stop();
void I2Cm_Rx (char *buff_add, char sub_add, char nb, char dest_add)
   /* Receive data buffer from EEPROM with least significant bytes first.*/
 I2Cm_SetAddr(dest_add);
                               /* Slave address selection on I2C bus.*/
 I2Cm_TxData(sub_add);
                                          /* Sub address selection.*/
 do
                  /* Loop to send all selected data from output buffer.*/
   nb--;
   if (nb==0)
                                           /* Last byte to receive.*/
    I2Cm_nAck();
                            /* Non acknowledge after last reception.*/
    *(buff_add+nb) = I2Cm_RxData(1);
                                       /* Last data byte reception.*/
   }
   else
    *(buff_add+nb) = I2Cm_RxData(0);
                                       /* Next data byte reception.*/
 } while (nb > 0);
                     /* Loop to receive the selected number of bytes.*/
 I2Cm_Ack();
                                     /* Acknowledge after reception.*/
/*** (c) 1997 SGS-Thomson Microelectronics ******** END OF EXAMPLE ***/
```

63/100

# 5.5 SERIAL PERIPHERAL INTERFACE (SPI)

#### 5.5.1 Introduction

The Serial Peripheral Interface (SPI) allows fullduplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

The SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Refer to the Pin Description chapter for the devicespecific pin-out.

#### 5.5.2 Main Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- Four master mode frequencies
- Maximum slave mode frequency = fCPU/2.
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision flag protection
- Master mode fault protection capability.

#### 5.5.3 General description

The SPI is connected to external devices through 4 alternate pins:

- MISO: Master In Slave Out pin - MOSI: Master Out Slave In pin

- SCK: Serial Clock pin - SS: Slave select pin

A basic example of interconnections between a single master and a single slave is illustrated on Figure 33.

The MOSI pins are connected together as are MISO pins. In this way data is transferred serially between master and slave (most significant bit first).

When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full bits. A status flag is used to indicate that the I/O operation is complete.

Four possible data/clock timing relationships may be chosen (see Figure 36) but master and slave must be programmed with the same timing mode.





Figure 33. Serial Peripheral Interface Master/Slave

Figure 34. Serial Peripheral Interface Block Diagram



#### 5.5.4 Functional Description

Figure 33 shows the serial peripheral interface (SPI) block diagram.

This interface contains 3 dedicated registers:

- A Control Register (CR)
- A Status Register (SR)
- A Data Register (DR)

Refer to the CR, SR and DR registers in Section 5.5.7for the bit definitions.

#### 5.5.4.1 Master Configuration

In a master configuration, the serial clock is generated on the SCK pin.

#### **Procedure**

- Select the SPR0 & SPR1 bits to define the serial clock baud rate (see CR register).
- Select the CPOL and CPHA bits to define one of the four relationships between the data transfer and the serial clock (see Figure 36).
- The SS pin must be connected to a high level signal during the complete byte transmit sequence.
- The MSTR and SPE bits must be set (they remain set only if the SS pin is connected to a high level signal).

In this configuration the MOSI pin is a data output and to the MISO pin is a data input.

#### Transmit sequence

The transmit sequence begins when a byte is written the DR register.

The data byte is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt is generated if the SPIE bit is set and the I bit in the CCR register is cleared.

During the last clock cycle the SPIF bit is set, a copy of the data byte received in the shift register is moved to a buffer. When the DR register is read, the SPI peripheral returns this buffered value.

Clearing the SPIF bit is performed by the following software sequence:

- An access to the SR register while the SPIF bit is set
- 2. A read to the DR register.

**Note:** While the SPIF bit is set, all writes to the DR register are inhibited until the SR register is read.

#### 5.5.4.2 Slave Configuration

In slave configuration, the serial clock is received on the SCK pin from the master device.

The value of the SPR0 & SPR1 bits is not used for the data transfer.

#### **Procedure**

- For correct data transfer, the slave device must be in the same timing mode as the master device (CPOL and CPHA bits). See Figure 36.
- The SS pin must be connected to a low level signal during the complete byte transmit sequence.
- Clear the MSTR bit and set the SPE bit to assign the pins to alternate function.

In this configuration the MOSI pin is a data input and the MISO pin is a data output.

#### **Transmit Sequence**

The data byte is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt is generated if SPIE bit is set and I bit in CCR register is cleared.

During the last clock cycle the SPIF bit is set, a copy of the data byte received in the shift register is moved to a buffer. When the DR register is read, the SPI peripheral returns this buffered value.

Clearing the SPIF bit is performed by the following software sequence:

- An access to the SR register while the SPIF bit is set.
- 2.A read to the DR register.

**Notes:** While the SPIF bit is set, all writes to the DR register are inhibited until the SR register is read

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an overrun condition (see Section 5.5.4.6).

Depending on the CPHA bit, the  $\overline{SS}$  pin has to be set to write to the DR register between each data byte transfer to avoid a write collision (see Section 5.5.4.4).

#### 5.5.4.3 Data Transfer Format

During an SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). The serial clock is used to synchronize the data transfer during a sequence of eight clock pulses.

The  $\overline{SS}$  pin allows individual selection of a slave device; the other slave devices that are not selected do not interfere with the SPI transfer.

## **Clock Phase and Clock Polarity**

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits.

The CPOL (clock polarity) bit controls the steady state value of the clock when no data is being transferred. This bit affects both master and slave modes.

The combination between the CPOL and CPHA (clock phase) bits selects the data capture clock edge.

Figure 36, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

The  $\overline{SS}$  pin is the slave device select input and can be driven by the master device.

Figure 35. CPHA / SS Timing Diagram

The master device applies data to its MOSI pinclock edge before the capture clock edge.

#### **CPHA** bit is set

The second edge on the SCK pin (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set) is the MSBit capture strobe. Data is latched on the occurrence of the second clock transition.


No write collision should occur even if the  $\overline{SS}$  pin stays low during a transfer of several bytes (see Figure 35).

#### **CPHA** bit is reset

The first edge on the SCK pin (falling edge if CPOL bit is set, rising edge if CPOL bit is reset) is the MSBit capture strobe. Data is latched on the occurrence of the first clock transition.

The SS pin must be toggled high and low between each byte transmitted (see Figure 35).

To protect the transmission from a write collision a low value on the  $\overline{SS}$  pin of a slave device freezes the data in its DR register and does not allow it to be altered. Therefore the  $\overline{SS}$  pin must be high to write a new data byte in the DR without producing a write collision.



Master SS


Slave SS
(CPHA=0)

Slave SS
(CPHA=1)

VR02131A

57

Figure 36. Data Clock Timing Diagram



5/

#### 5.5.4.4 Write Collision Error

A write collision occurs when the software tries to write to the DR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode.

**Note:** a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation

#### In Slave mode

When the CPHA bit is set:

The slave device will receive a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device DR register and output the MSBit on to the external MISO pin of the slave device.

The SS pin low state enables the slave device but the output of the MSBit onto the MISO pin does not take place until the first data transfer clock edge. When the CPHA bit is reset:

Data is latched on the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when software attempts to write the DR register after its SS pin has been pulled low.

For this reason, the SS pin must be high, between each data byte transfer, to allow the CPU to write in the DR register without generating a write collision.

#### In Master mode

Collision in the master device is defined as a write of the DR register while the internal serial clock (SCK) is in the process of transfer.

The  $\overline{SS}$  pin signal must be always high on the master device.


#### WCOL bit

The WCOL bit in the SR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 37).

Figure 37. Clearing the WCOL bit (Write Collision Flag) Software Sequence



#### 5.5.4.5 Master Mode Fault

Master mode fault occurs when the master device has its SS pin pulled low, then the MODF bit is set.

Master mode fault affects the SPI peripheral in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- A read or write access to the SR register while the MODF bit is set.
- 2. A write to the CR register.

**Notes:** To avoid any multiple slave conflicts in the case of a system comprising several MCUs, the SS pin must be pulled high during the clearing sequence of the MODF bit. The SPE and MSTR bits

may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

In a slave device the MODF bit can not be set, but in a multi master configuration the device can be in slave mode with this MODF bit set.

The MODF bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state using an interrupt routine.

#### 5.5.4.6 Overrun Condition

An overrun condition occurs when the master device has sent several data bytes and the slave device has not cleared the SPIF bit issuing from the previous data byte transmitted.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the DR register returns this byte. All other bytes are lost.

This condition is not detected by the SPI peripheral.

#### 5.5.4.7 Single Master and Multimaster Configurations

There are two types of SPI systems:

- Single Master System
- Multimaster System

# Single Master System

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 38).

The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

**Note:** To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.


For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written its DR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

#### **Multi-master System**

A multi-master system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multi-master system is principally handled by the MSTR bit in the CR register and the MODF bit in the SR register.



# SERIAL PERIPHERAL INTERFACE (Cont'd)

#### 5.5.5 Low Power Modes

Mode	Description					
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.					
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with "exit from HALT mode" capability.					

# 5.5.6 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
SPI End of Transfer Event	SPIF	SPIE	Yes	No
Master Mode Fault Event	MODF		Yes	No

**Note**: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

# SERIAL PERIPHERAL INTERFACE (Cont'd) 5.5.7 Register Description CONTROL REGISTER (CR)

Read/Write

Reset Value: 0000xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	СРНА	SPR1	SPR0

Bit 7 = **SPIE** Serial peripheral interrupt enable. This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever SPIF=1 or MODF=1 in the SR register

Bit 6 =SPE Serial peripheral output enable. This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}=0$  (see Section 5.5.4.5 Master Mode Fault).

0: I/O port connected to pins

1: SPI alternate functions connected to pins

The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

#### Bit 5 = **SPR2** Divider Enable.

this bit is set and cleared by software and it is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 16.

0: Divider by 2 enabled

1: Divider by 2 disabled

#### Bit 4 = **MSTR** *Master*.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}=0$  (see Section 5.5.4.5 Master Mode Fault).

): Slave mode is selected

 Master mode is selected, the function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

#### Bit 3 = **CPOL** Clock polarity.

This bit is set and cleared by software. This bit determines the steady state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: The steady state is a low value at the SCK pin.

1: The steady state is a high value at the SCK pin.

#### Bit 2 = CPHA Clock phase.

This bit is set and cleared by software.

- The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

#### Bit 1:0 = **SPR[1:0]** Serial peripheral rate.

These bits are set and cleared by software. Used with the SPR2 bit, they select one of six baud rates to be used as the serial clock when the device is a master.

These 2 bits have no effect in slave mode.

Table 16. Serial Peripheral Baud Rate

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1	0	0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0	0	1
f <sub>CPU</sub> /32	1	1	0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0	1	1

# SERIAL PERIPHERAL INTERFACE (Cont'd) STATUS REGISTER (SR)

Read Only

Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	1	MODF	-	-	1	-

Bit 7 = **SPIF** Serial Peripheral data transfer flag. This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the CR register. It is cleared by a software sequence (an access to the SR register followed by a read or write to the DR register).

- Data transfer is in progress or has been approved by a clearing sequence.
- 1: Data transfer between the device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the DR register are inhibited.

Bit 6 = WCOL Write Collision status.

This bit is set by hardware when a write to the DR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 37).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = Unused.

# Bit 4 = **MODF** *Mode Fault flag.*

This bit is set by hardware when the  $\overline{SS}$  pin is pulled low in master mode (see Section 5.5.4.5 Master Mode Fault). An SPI interrupt can be generated if SPIE=1 in the CR register. This bit is cleared by a software sequence (An access to the SR register while MODF=1 followed by a write to the CR register).

0: No master mode fault detected


1: A fault in master mode has been detected

Bits 3-0 = Unused.

#### DATA I/O REGISTER (DR)

Read/Write

Reset Value: Undefined



The DR register is used to transmit and receive data on the serial bus. In the master device only a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

#### Warning:

A write to the DR register places data directly into the shift register for transmission.

A write to the the DR register returns the value located in the buffer and not the contents of the shift register (See Figure 34).

# SERIAL PERIPHERAL INTERFACE (Cont'd)

Table 17. SPI Register Map and Reset Values

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
21	DR	D7	D6	D5	D4	D3	D2	D1	D0
21	Reset Value	Х	х	Х	х	х	Х	Х	х
22	CR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
22	Reset Value	0	0	0	0	х	х	х	х
22	SR	SPIF	WCOL	-	MODF	-	-	-	-
23	Reset Value	0	0	0	0	0	0	0	0

# 5.6 8-BIT A/D CONVERTER (ADC)

#### 5.6.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 8 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 8 different sources.


The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control/Status Register.

#### 5.6.2 Main Features

- 8-bit conversion
- Up to 8 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/Off bit (to reduce consumption)

The block diagram is shown in Figure 39.

Figure 39. ADC Block Diagram




#### 8-BIT A/D CONVERTER (ADC) (Cont'd)

#### 5.6.3 Functional Description

The high level reference voltage  $V_{DDA}$  must be connected externally to the  $V_{DD}$  pin. The low level reference voltage  $V_{SSA}$  must be connected externally to the  $V_{SS}$  pin. In some devices (refer to device pin out description) high and low level reference voltages are internally connected to the  $V_{DD}$  and  $V_{SS}$  pins.

Conversion accuracy may therefore be degraded by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

Figure 40. Recommended Ext. Connections



#### **Characteristics:**

The conversion is monotonic, meaning the result never decreases if the analog input does not and never increases if the analog input does not.

If input voltage is greater than or equal to  $V_{DD}$  (voltage reference high) then results = FFh (full scale) without overflow indication.

If input voltage  $\leq$  V<sub>SS</sub> (voltage reference low) then the results = 00h.

The conversion time is 64 CPU clock cycles including a sampling time of 31.5 CPU clock cycles.

R<sub>AIN</sub> is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

The A/D converter is linear and the digital result of the conversion is given by the formula:

Digital result = 
$$\frac{255 \text{ x Input Voltage}}{\text{Reference Voltage}}$$

Where Reference Voltage is V<sub>DD</sub> - V<sub>SS</sub>.

The accuracy of the conversion is described in the Electrical Characteristics Section.

#### Procedure:

Refer to the CSR and DR register description section for the bit definitions.

Each analog input pin must be configured as input, no pull-up, no interrupt. Refer to the "I/O Ports" chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the CSR register:

- Select the CH2 to CH0 bits to assign the analog channel to convert. Refer to Table 18.
- Set the ADON bit. Then the A/D converter is enabled after a stabilization time (typically 30 μs). It then performs a continuous conversion of the selected channel.

When a conversion is complete

- The COCO bit is set by hardware.
- No interrupt is generated.
- The result is in the DR register.

A write to the CSR register aborts the current conversion, resets the COCO bit and starts a new conversion.

#### 5.6.4 Low Power Modes

**Note:** The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
HALT	After wakeup from Halt mode, the A/D Converter requires a stabilisation time before accurate conversions can be performed.

#### 5.6.5 Interrupts

None.

# 8-BIT A/D CONVERTER (ADC) (Cont'd) 5.6.6 Register Description CONTROL/STATUS REGISTER (CSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
coco	-	ADON	0	-	CH2	CH1	СНО

Bit 7 = COCO Conversion Complete

This bit is set by hardware. It is cleared by software reading the result in the DR register or writing to the CSR register.

0: Conversion is not complete.

1: Conversion can be read from the DR register.

Bit 6 = **Reserved**. Must always be cleared.

Bit 5 = **ADON** A/D converter On

This bit is set and cleared by software.

0: A/D converter is switched off.

1: A/D converter is switched on.

**Note**: A typical 30  $\mu$ s delay time is necessary for the ADC to stabilize when the ADON bit is set.

Bit 4 =**Reserved**. Forced by hardware to 0.

Bit 3 = **Reserved**. Must always be cleared.

Bits 2:0: CH[2:0] Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Table 18. Channel Selection

Pin*	CH2	CH1	CH0
AIN0	0	0	0
AIN1	0	0	1
AIN2	0	1	0
AIN3	0	1	1
AIN4	1	0	0
AIN5	1	0	1
AIN6	1	1	0
AIN7	1	1	1

\*IMPORTANT NOTE: The number of pins AND the channel selection vary according to the device. REFER TO THE DEVICE PINOUT).

# **DATA REGISTER (DR)**

Read Only

Reset Value: 0000 0000 (00h)

7							0
AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

Bit 7:0 = AD[7:0] Analog Converted Value

This register contains the converted analog value in the range 00h to FFh.

Reading this register resets the COCO flag.

Table 19. ADC Register Map

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
70	DR	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Reset Value		0	0	0	0	0	0	0	0
71	CSR	COCO	-	ADON	0	-	CH2	CH1	CH0
Reset Value		0	0	0	0	0	0	0	0

# **6 INSTRUCTION SET**

#### **6.1 ST7 ADDRESSING MODES**

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

**Table 20. ST7 Addressing Mode Overview** 

	Mode		Syntax	Destination/ Source	Pointer Address (Hex.)	Pointer Size (Hex.)	Length (Bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0 (with X register) + 1 (with Y register)
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC-128/PC+127 <sup>1)</sup>			+ 1
Relative	Indirect		jrne [\$10]	PC-128/PC+127 <sup>1)</sup>	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

**Note** 1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

#### ST7 ADDRESSING MODES (Cont'd)

#### 6.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Power Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask
RIM	Reset Interrupt Mask
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

#### 6.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
СР	Compare
ВСР	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

#### 6.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

#### Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

#### Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

#### 6.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

#### Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

#### Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

#### 6.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

#### Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

#### ST7 ADDRESSING MODES (Cont'd)

#### 6.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

#### **Indirect Indexed (Short)**

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

#### **Indirect Indexed (Long)**

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 21. Instructions Supporting Direct, Indexed, Indirect and Indirect Indexed Addressing Modes

Long and Short Instructions	Function
LD	Load
CP	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Addition/subtraction operations
ВСР	Bit Compare

Short Instructions Only	Functio n
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations

SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

#### 6.1.7 Relative Mode (Direct, Indirect)

This addressing mode is used to modify the PC register value by adding an 8-bit signed offset to it.

Available Relative Direct/ Indirect Instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two submodes:

#### Relative (Direct)

The offset follows the opcode.

#### Relative (Indirect)

The offset is defined in memory, of which the address follows the opcode.

#### **6.2 INSTRUCTION GROUPS**

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	CP	TNZ	ВСР					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

# Using a pre-byte

The instructions are described with one to four bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte

PC Opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

- PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.
- PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode. It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.
- PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

# **INSTRUCTION GROUPS** (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	Н	I	N	Z	С
ADC	Add with Carry	A = A + M + C	А	М	Н		N	Z	С
ADD	Addition	A = A + M	А	М	Н		N	Z	С
AND	Logical And	A = A . M	А	М			N	Z	
ВСР	Bit compare A, Memory	tst (A . M)	А	М			N	Z	
BRES	Bit Reset	bres Byte, #3	М						
BSET	Bit Set	bset Byte, #3	М						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М						С
CALL	Call subroutine								
CALLR	Call subroutine relative								
CLR	Clear		reg, M				0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М			N	Z	С
CPL	One Complement	A = FFH-A	reg, M				N	Z	1
DEC	Decrement	dec Y	reg, M				N	Z	
HALT	Halt					0			
IRET	Interrupt routine return	Pop CC, A, X, PC			Н	T	N	Z	С
INC	Increment	inc X	reg, M				N	Z	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative								
JRF	Never jump	jrf *							
JRIH	Jump if ext. interrupt = 1								
JRIL	Jump if ext. interrupt = 0								
JRH	Jump if H = 1	H = 1?							
JRNH	Jump if H = 0	H = 0 ?							
JRM	Jump if I = 1	I = 1 ?							
JRNM	Jump if I = 0	I = 0 ?							
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							
JRUGT	Jump if $(C + Z = 0)$	Unsigned >							

84/100

# **INSTRUCTION GROUPS** (Cont'd)

Mnemo	Description	Function/Example	Dst	Src	Н	I	N	Z	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=							
LD	Load	dst <= src	reg, M	M, reg			N	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0				0
NEG	Negate (2's compl)	neg \$10	reg, M				N	Z	С
NOP	No Operation								
OR	OR operation	A = A + M	А	М			N	Z	
POP	Pop from the Stack	pop reg	reg	М					
		pop CC	СС	М	Н	I	N	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC					
RCF	Reset carry flag	C = 0							0
RET	Subroutine Return								
RIM	Enable Interrupts	I = 0				0			
RLC	Rotate left true C	C <= Dst <= C	reg, M				N	Z	С
RRC	Rotate right true C	C => Dst => C	reg, M				N	Z	С
RSP	Reset Stack Pointer	S = Max allowed							
SBC	Subtract with Carry	A = A - M - C	А	М			N	Z	С
SCF	Set carry flag	C = 1							1
SIM	Disable Interrupts	I = 1				1			
SLA	Shift left Arithmetic	C <= Dst <= 0	reg, M				N	Z	С
SLL	Shift left Logic	C <= Dst <= 0	reg, M				N	Z	С
SRL	Shift right Logic	0 => Dst => C	reg, M				0	Z	С
SRA	Shift right Arithmetic	Dst7 => Dst => C	reg, M				N	Z	С
SUB	Subtraction	A = A - M	А	М			N	Z	С
SWAP	SWAP nibbles	Dst[74] <=> Dst[30]	reg, M				N	Z	
TNZ	Test for Neg & Zero	tnz lbl1					N	Z	
TRAP	S/W trap	S/W interrupt				1			
WFI	Wait for Interrupt					0			
XOR	Exclusive OR	A = A XOR M	А	М			N	Z	



# 7 ELECTRICAL CHARACTERISTICS

#### 7.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that  $V_{I}$  and  $V_{O}$  be higher than  $V_{SS}$  and lower than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ).

**Power Considerations.** The average chip-junction temperature,  $T_J$ , in Celsius can be obtained from:

 $T_{J}$ = TA + PD x RthJA

Where: $T_A = Ambient Temperature$ .

RthJA = Package thermal resistance (junction-to ambient).

 $P_D = P_{INT} + P_{PORT}$ .

 $P_{INT} = I_{DD} \times V_{DD}$  (chip internal power).

P<sub>PORT</sub> =Port power dissipation determined by the user)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	-0.3 to 6.0	V
VI	Input Voltage	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
$V_{AI}$	Analog Input Voltage (A/D Converter)	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
V <sub>O</sub>	Output Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3	V
$IV_{DD}$	Total Current into V <sub>DD</sub> (source)	80	mA
IV <sub>SS</sub>	Total Current out of V <sub>SS</sub> (sink)	80	mA
T <sub>J</sub>	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-60 to 150	°C


**Note:** Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 7.2 RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions		Unit		
Symbol	Farameter	rest conditions	Min.	Max.	]	
		1 Suffix Version	0		70	°C
T <sub>A</sub>	Operating Temperature	6 Suffix Version	-40		85	°C
		3 Suffix Version	-40		125	°C
V <sub>DD</sub>	Operating Supply Voltage	f <sub>OSC</sub> = 16 MHz (1 & 6 Suffix) f <sub>OSC</sub> = 8 MHz	3.5 3.0		5.5 5.5	V
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.0V V <sub>DD</sub> = 3.5V (1 & 6 Suffix)	0 <sup>1)</sup> 0 <sup>1)</sup>		8 16	MHz

Note 1: A/D operation and Oscillator start-up are not guaranteed below 1MHz.

Figure 41. Maximum Operating Frequency (Fmax) Versus Supply Voltage ( $V_{DD}$ )



# 7.3 DC ELECTRICAL CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C \text{ and } V_{DD} = 5V \text{ unless otherwise specified})$ 

	Davamatan					
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level Voltage All Input pins	3V < V <sub>DD</sub> < 5.5V			V <sub>DD</sub> x 0.3	V
V <sub>IH</sub>	Input High Level Voltage All Input pins	3V < V <sub>DD</sub> < 5.5V	V <sub>DD</sub> x 0.7			V
$V_{HYS}$	Hysteresis Voltage 1) All Input pins			400		mV
	Low Level Output Voltage All Output pins	$I_{OL} = +10\mu A$ $I_{OL} = +2mA$			0.1 0.4	
V <sub>OL</sub>	Low Level Output Voltage High Sink I/O pins	$I_{OL}$ = +10 $\mu$ A $I_{OL}$ = +10 $m$ A $I_{OL}$ = + 15 $m$ A $I_{OL}$ = + 20 $m$ A, $T_A$ < 85°C			0.1 1.5 3.0 3.0	V
V <sub>OH</sub>	High Level Output Voltage All Output pins	I <sub>OH</sub> = - 10μA I <sub>OH</sub> = - 2mA	4.9 4.2			٧
I <sub>IL</sub> I <sub>IH</sub>	Input Leakage Current All Input pins but RESET 4)	$V_{IN} = V_{SS}$ (No Pull-up configured) $V_{IN} = V_{DD}$		0.1	1.0	μА
I <sub>IH</sub>	Input Leakage Current RESET pin	$V_{IN} = V_{DD}$		0.1	1.0	μΛ
R <sub>PU</sub>	I/O Weak Pull-up R <sub>PU</sub>	$V_{IN} < V_{IL}$		100		kΩ
	Supply Current in RUN Mode <sup>2)</sup>	$f_{OSC}$ = 4 MHz, $f_{CPU}$ = 2 MHz $f_{OSC}$ = 8 MHz, $f_{CPU}$ = 4 MHz $f_{OSC}$ = 16 MHz, $f_{CPU}$ = 8 MHz		3 5.5 10	6 11 20	mA
	Supply Current in SLOW Mode <sup>2)</sup>	$f_{OSC} = 4$ MHz, $f_{CPU} = 125$ kHz $f_{OSC} = 8$ MHz, $f_{CPU} = 250$ kHz $f_{OSC} = 16$ MHz, $f_{CPU} = 500$ kHz		1.5 2.5 4	3 5 8	mA
I <sub>DD</sub>	Supply Current in WAIT Mode 3)	$f_{OSC}$ = 4MHz, $f_{CPU}$ = 2MHz $f_{OSC}$ = 8MHz, $f_{CPU}$ = 4 MHz $f_{OSC}$ = 16MHz, $f_{CPU}$ = 8 MHz		2 3.5 6	4 7 12	mA
	Supply Current in WAIT-MINI-MUM Mode <sup>5)</sup>	$f_{OSC} = 4$ MHz, $f_{CPU} = 125$ kHz $f_{OSC} = 8$ MHz, $f_{CPU} = 250$ kHz $f_{OSC} = 16$ MHz, $f_{CPU} = 500$ kHz		0.8 1 1.6	1.5 2 3.5	mA
	Supply Current in HALT Mode (ROM version)	$I_{LOAD} = 0mA, T_A < 85^{\circ}C$ $I_{LOAD} = 0mA, 85^{\circ}C < T_A < 125^{\circ}C$		1 5	10 20	μΑ
	Supply Current in HALT Mode (OTP version)	$I_{LOAD} = 0mA, T_A < 25^{\circ}C$ $I_{LOAD} = 0mA, 25^{\circ}C < T_A < 125^{\circ}C$		1	10 50	μА

#### Notes:

- 1. Hysteresis voltage between switching levels. Based on characterisation results, not tested.
- 2. CPU running with memory access, no DC load or activity on I/O's; clock input (OSCIN) driven by external square wave.
- 3. No DC load or activity on I/O's; clock input (OSCIN) driven by external square wave.
- 4. Except OSCIN and OSCOUT
- 5. WAIT Mode with SLOW Mode selected. Based on characterisation results, not tested.

# 7.4 RESET CHARACTERISTICS

(TA=-40...+125°C and  $V_{DD}\!\!=\!\!5V\!\!\pm\!10\%$  unless otherwise specified.

Symbol	Parameter	Condition s	Min	Typ <sup>1)</sup>	Max	Unit
R <sub>ON</sub>	Reset Weak Pull-up R <sub>ON</sub>	$V_{IN} > V_{IH}$ $V_{IN} < V_{IL}$	20 60	40 120	80 240	kΩ
t <sub>RESET</sub>	Pulse duration generated by watch- dog and POR reset			1		μs
t <sub>PULSE</sub>	Minimum pulse duration to be applied on external RESET pin		10 <sup>1)</sup>			ns

# Note:

1) These values given only as design guidelines and are not tested.

# 7.5 OSCILLATOR CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions	Value		Unit	
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	01111
g <sub>m</sub>	Oscillator transconductance		2		9	mA/V
fosc	Crystal frequency		1		16	MHz
t <sub>START</sub>	Osc. start up time	V <sub>DD</sub> = 5V±10%			50	ms

# 7.6 A/D CONVERTER CHARACTERISTICS

( $T_A = -40$ °C to +125°C and  $V_{DD} = 5V\pm10\%$  unless otherwise specified)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>SAMPLE</sub>	Sample Duration			31.5		1/f <sub>CPU</sub>
Res	ADC Resolution	f <sub>CPU</sub> =8MHz V <sub>DD</sub> =V <sub>DDA</sub> =5V		8		bit
DLE	Differential Linearity Error*			±0.6	±1	
ILE	Integral Linearity Error*				±2	
V <sub>AIN</sub>	Analog Input Voltage		V <sub>SSA</sub>		V <sub>DDA</sub>	V
I <sub>ADC</sub>	Supply current rise during A/D conversion			1		mA
t <sub>STAB</sub>	Stabilization time after ADC enable	f <sub>CPU</sub> =8MHz V <sub>DD</sub> =V <sub>DDA</sub> =5V		30		μs
t <sub>CONV</sub>	Conversion Time	- DD - DDA		8 64		μs 1/f <sub>CPU</sub>
R <sub>AIN</sub>	Resistance of analog sources (V <sub>AIN)</sub>				15	ΚΩ
C <sub>HOLD</sub>	Hold Capacitance	f <sub>CPU</sub> =8MHz, T=25°C, V <sub>DD</sub> =V <sub>DDA</sub> =5V			22	pF
R <sub>SS</sub>	Resistance of sampling switch and internal trace	אטטי טט			2	ΚΩ

<sup>\*</sup>Note: ADC Accuracy vs. Negative Injection Current:


For  $I_{inj}$ =0.8mA, the typical leakage induced inside the die is 1.6 $\mu$ A and the effect on the ADC accuracy is a loss of 1 LSB by 10K $\Omega$  increase of the external analog source impedance.

These measurement results and recommendations take worst case injection conditions into account:

- negative injection
- injection to an Input with analog capability, adjacent to the enabled Analog Input
- at 5V V<sub>DD</sub> supply, and worst case temperature.







# 7.7 SPI CHARACTERISTICS

	Serial Peripheral Interface							
Ref.	Symbol	Parameter	Condition	Value		l luit		
Kei.	Symbol	Parameter	Condition	Min. Max.		Unit		
	f <sub>SPI</sub>	SPI frequency	Master Slave	1/128 dc	1/4 1/2	f <sub>CPU</sub>		
1	t <sub>SPI</sub>	SPI clock period	Master Slave	4 2		t <sub>CPU</sub>		
2	t <sub>Lead</sub>	Enable lead time	Slave	120		ns		
3	t <sub>Lag</sub>	Enable lag time	Slave	120		ns		
4	t <sub>SPI_H</sub>	Clock (SCK) high time	Master Slave	100 90		ns		
5	t <sub>SPI_L</sub>	Clock (SCK) low time	Master Slave	100 90		ns		
6	t <sub>SU</sub>	Data set-up time	Master Slave	100 100		ns		
7	t <sub>H</sub>	Data hold time (inputs)	Master Slave	100 100		ns		
8	t <sub>A</sub>	Access time (time to data active from high impedance state)	Slave	0	120	ns		
9	t <sub>Dis</sub>	Disable time (hold time to high impedance state)	Slave		240	ns		
10	t <sub>V</sub>	Data valid	Master (before capture edge) Slave (after enable edge)	0.25	120	t <sub>CPU</sub> ns		
11	t <sub>Hold</sub>	Data hold time (outputs)	Master (before capture edge) Slave (after enable edge)	0.25 0		t <sub>CPU</sub> ns		
12	t <sub>Rise</sub>	Rise time (20% $V_{DD}$ to 70% $V_{DD}$ , $C_L = 200pF$ )	Outputs: SCK,MOSI,MISO Inputs: SCK,MOSI,MISO, SS		100 100	ns μs		
13	t <sub>Fall</sub>	Fall time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200pF)	Outputs: SCK,MOSI,MISO Inputs: SCK,MOSI,MISO,SS		100 100	ns μs		

Measurement points are  $\rm V_{OL},\, V_{OH},\, V_{IL}$  and  $\rm V_{IH}$  in the SPI Timing Diagram

Figure 43. SPI Master Timing Diagram CPHA=0, CPOL=0

(INPUT)

SCK
(OUTPUT)

MISO
(INPUT)

MOSI
(OUTPUT)

D7-OUT

D6-OUT

VR000109

# SPI CHARACTERISTICS (Cont'd)

Measurement points are  $V_{OL},\,V_{OH},\,V_{IL}$  and  $V_{IH}$  in the SPI Timing Diagram

Figure 44. SPI Master Timing Diagram CPHA=0, CPOL=1




Figure 45. SPI Master Timing Diagram CPHA=1, CPOL=0





Figure 46. SPI Master Timing Diagram CPHA=1, CPOL=1



# SPI CHARACTERISTICS (Cont'd)

Measurement points are  $\rm V_{OL},\, V_{OH},\, V_{IL}$  and  $\rm V_{IH}$  in the SPI Timing Diagram

Figure 47. SPI Slave Timing Diagram CPHA=0, CPOL=0




Figure 48. SPI Slave Timing Diagram CPHA=0, CPOL=1




Figure 49. SPI Slave Timing Diagram CPHA=1, CPOL=0





Figure 50. SPI Slave Timing Diagram CPHA=1, CPOL=1



94/100

# 7.8 I2C CHARACTERISTICS

I2C-Bus E	2C-Bus Electrical specifications						
Cumbal	Parameter	Standard mode I2C		Fast mode I2C		1126	
Symbol	Farameter	Min	Max	Min	Max	Unit	
V <sub>IL</sub>	Low level input voltage: fixed input levels V <sub>DD</sub> -related input levels	-0.5 -0.5	1.5 0.3 V <sub>DD</sub>	-0.5 -0.5	1.5 0.3 V <sub>DD</sub>	V	
V <sub>IH</sub>	High level input voltage: fixed input levels V <sub>DD</sub> -related input levels	3.0 0.7 V <sub>DD</sub>	V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5	3.0 0.7 V <sub>DD</sub>	V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5	V	
V <sub>HYS</sub>	Hysteresis of Schmitt trigger inputs fixed input levels  V <sub>DD</sub> -related input levels	na na	na na	0.2 0,05 V <sub>DD</sub>		V	
T <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter	na	na	0 ns	50 ns	ns	
V <sub>OL1</sub> V <sub>OL2</sub>	Low level output voltage (open drain and open collector) at 3 mA sink current at 6 mA sink current	0 na	0.4 na	0	0.4 0.6	٧	
T <sub>OF</sub>	Output fall time from VIH min to VIL max with a bus capacitor from 10 pF to 400 pF with up to 3 mA sink current at VOL1 with up to 6 mA sink current at VOL2	na	250 na	20+0.1Cb 20+0.1Cb	250 250	ns	
1	Input current each I/O pin with an input voltage between 0.4V and 0.9 V <sub>DD</sub> max	- 10	10	-10	10	μΑ	
С	Capacitor for each I/O pin		10		10	pF	

Note: Cb = total capacitance of one bus line in pF.

Symbol	Parameter	Standard I2C		Fast I2C		Unit
	Parameter	Min Max Min			Max	
T <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7		1.3		ms
T <sub>HD:STA</sub>	Hold time START condition. After this period, the first clock pulse is generated	4.0		0.6		μs
T <sub>LOW</sub>	LOW period of the SCL clock	4.7		1.3		μs
T <sub>HIGH</sub>	HIGH period of the SCL clock	4.0		0.6		μs
T <sub>SU:STA</sub>	Set-up time for a repeated START condition	4.7		0.6		μs
T <sub>HD:DAT</sub>	Data hold time	0 (1)		0 (1)	0.9 <sup>(2)</sup>	ns
T <sub>SU:DAT</sub>	Data set-up time	250		100		ns
T <sub>R</sub>	Rise time of both SDA and SCL signals		1000	20+0.1Cb	300	ns
TF	Fall time of both SDA and SCL signals		300	20+0.1Cb	300	ns
T <sub>SU</sub> : <sub>STO</sub>	Set-up time for STOP condition	4.0		0.6		ns
Cb	Capacitive load for each bus line		400		400	pF

Note 1: The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL Note 2: The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal



# **8 GENERAL INFORMATION**

#### **8.1 EPROM ERASURE**

EPROM version devices are erased by exposure to high intensity UV light admitted through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current.


It is recommended that the EPROM devices be kept out of direct sunlight, since the UV content of sunlight can be sufficient to cause functional failure. Extended exposure to room level fluorescent lighting may also cause erasure.

An opaque coating (paint, tape, label, etc...) should be placed over the package window if the product is to be operated under these lighting conditions. Covering the window also reduces I<sub>DD</sub> in power-saving modes due to photo-diode leakage currents

An Ultraviolet source of wave length 2537 Å yielding a total integrated dosage of 15 Watt-sec/cm<sup>2</sup> is required to erase the device. It will be erased in 15 to 20 minutes if such a UV lamp with a 12mW/cm<sup>2</sup> power rating is placed 1 inch from the device window without any interposed filters.

#### **8.2 PACKAGE MECHANICAL DATA**


Figure 51. 28-Pin Plastic Small Outline Package, 300-mil Width



mm inches Dim. Min Тур Max Min Тур Max 3.56 5.08 0.140 0.148 0.200 3.76 A1 0.51 0.020 **A2** 3.05 3.56 4.57 0.120 0.140 0.180 0.36 0.46 0.58 0.014 0.018 0.023 0.76 0.040 0.055 b1 1.02 1.40 0.030 0.20 0.25 0.36 0.008 0.010 0.014 27.43 28.45 1.080 1.100 1.120 9.91 10.41 11.05 0.390 0.410 0.435 E1 7.62 8.89 9.40 0.300 0.350 0.370 1.78 0.070 eА 10.16 0.400 eВ 12.70 0.500 1.40 eС 0.055 2.54 3.05 3.81 0.100 0.120 0.150 Number of Pins N

Figure 52. 32-Pin Plastic Dual In-Line Package, Shrink 400-mil Width

Figure 53. 32-Pin Shrink Ceramic Dual In-Line Package



#### 8.3 ORDERING INFORMATION

Each device is available for production in user programmable version (OTP) as well as in factory coded version (ROM). OTP devices are shipped to customer with a default blank content FFh, while ROM factory coded parts contain the code sent by customer. There is one common EPROM version for debugging and prototyping which features the maximum memory size and peripherals of the family. Care must be taken to only use resources available on the target device.

#### 8.3.1 Transfer Of Customer Code

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file in .S19 format generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed OP-TION LIST appended.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Figure 54. ROM Factory Coded Device Types





Figure 55. OTP User Programmable Device Types



Note: The ST72E251G2D0 (CERDIP 25 °C) is used as the EPROM version for the above devices.

Address  Contact Phone No Reference  STMicroelectronics of Device: Package:  Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Range Oscillator Fequency Notes			ROLLER OPTION LIST	
Address  Contact Phone No Reference  STMicroelectronics of Device: Package:  Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Range Oscillator Fequency Notes				
Address  Contact Phone No Reference  STMicroelectronics of Device: Package:  Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Range Oscillator Fequency Notes				
Address  Contact Phone No Reference  STMicroelectronics of Device: Package:  Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Range Oscillator Fequency Notes				
Contact Phone No Reference STMicroelectronics Device: Package:  Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature				
Contact Phone No Reference STMicroelectronics of Device: Package: Temperature Range Special Marking: Authorized characte Maximum character Comments: Supply Operating Ra Oscillator Fequency Notes Signature				
Phone No Reference STMicroelectronics of Device: Package:  Temperature Range Special Marking: Authorized character Maximum character  Comments: Supply Operating Range Special Special Range Comments in the second se			•	
Reference STMicroelectronics of Device: Package: Temperature Range Special Marking: Authorized characte Maximum character Comments: Supply Operating Range Oscillator Fequency Notes			•	
STMicroelectronics of Device: Package: Temperature Range Special Marking: Authorized characte Maximum character Comments: Supply Operating Range Special Speci			•	
Device: Package: Femperature Range Special Marking: Authorized characte Maximum character Comments: Supply Operating Ra Oscillator Fequency Notes Signature				
Device: Package: Femperature Range Special Marking: Authorized characte Maximum character Comments: Supply Operating Ra Oscillator Fequency Notes Signature				
Package: Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature				
Temperature Range Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature		[]ST72251		
Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature		[] Dual in Line Pla	stic [ ] Small Outline Plas	stic with conditionning:
Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature			[] Standard (Stick)	
Special Marking: Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature			[] Tape & Reel	
Authorized characte Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature		[] 0°C to + 70°C		[] - 40°C to + 125°C
Maximum character  Comments: Supply Operating Ra Oscillator Fequency Notes Signature		[] No	[] Yes "	"
Comments : Supply Operating Ra Oscillator Fequency Notes Signature				
Supply Operating Range Scillator Fequency Notes Signature			10	
Supply Operating Range Scillator Fequency Notes Signature		SO28:	8	
Supply Operating Range Scillator Fequency Notes Signature				
Oscillator Fequency Notes Signature				
Notes Signature	_			
Signature	in the a	oplication:		
D-1-				
Date			•	

# 9 SUMMARY OF CHANGES

Change Description (Rev. 1.5 to 1.6)	Page
Added new External Connections section	8
Removed RP external resistor .	15
Changed ORed to ANDed in External interrupts paragraph, to read "If several input pins, connected to the same interrupt vector, are configured as interrupts, their signals are logically ANDed before entering the edge/level detection block".	17 and 23
Added note "Any modification of one of these two bits resets the interrupt request related to this interrupt vector."	22
Added clamping diodes to I/O pin figure and table	25
Added sections on low power modes and interrupts to peripheral descriptions	30,42,54,72,77
Changed 16-bit timer Chapter	31 to 47
Added details to description of FOLV1 and FOLV2 bits	43
Added ADC recommended external connections	77
Added Reset characteristics section	88
Added figure to ADC electrical characteristics section	89
Change Description (Rev. 1.6 to 1.7)	
SPR2 bit reinstated in SPI chapter	63 to 75
Change Description (Rev. 1.7 to 1.8) of 31 May 2001	
SPI frequency changed from f <sub>CPU</sub> /2 to f <sub>CPU</sub> /4 in Table 16	74
Change Description (Rev. 1.8 to 1.9) of 7 June 2001	
Changed section 7.3 on page 88 (IDD value for OTP versions).	88

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2001 STMicroelectronics - All Rights Reserved.

Purchase of  $l^2C$  Components by STMicroelectronics conveys a license under the Philips  $l^2C$  Patent. Rights to use these components in an  $l^2C$  system is granted provided that the system conforms to the  $l^2C$  Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

